SN54HC138中文资料3 线至 8 线解码器/多路解复用器数据手册TI规格书

描述 Description

The SNx4HC138 devices are designed to be used in high-performance memory-decoding or data-routing applications requiring very short propagation delay times. In high-performance memory systems, these decoders can be used to minimize the effects of system decoding. When employed with high-speed memories using a fast enable circuit, the delay times of these decoders and the enable time of the memory are usually less than the typical access time of the memory. This means that the effective system delay introduced by the decoders is negligible.

特性 Features

• Targeted Specifically for High-Speed Memory Decoders and Data-Transmission Systems
• Wide Operating Voltage Range (2 V to 6 V)
• Outputs Can Drive Up To 10 LSTTL Loads
• Low Power Consumption, 80-µA Maximum ICC
• Typical tpd = 15 ns
• ±4-mA Output Drive at 5 V
• Low Input Current of 1-µA Maximum
• Active Low Outputs ( Selected Output is Low)
• Incorporate Three Enable Inputs to Simplify Cascading or Data Reception