SN54ABT574中文资料具有三态输出的八路边沿 D 类触发器数据手册TI规格书

描述 Description

These 8-bit flip-flops feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.
The eight flip-flops of the SN54ABT574 and SN74ABT574A are edge-triggered D-type flip-flops. On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels set up at the data (D) inputs.
A buffered output-enable (OE)\\ input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.
OE\\ does not affect the internal operations of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.
To ensure the high-impedance state during power up or power down, OE\\ should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

特性 Features

·Typical VOLP (Output Ground Bounce)    CC = 5 V, TA = 25°C
·High-Drive Outputs (–32-mA IOH, 64-mA IOL)
·Ioff Supports Partial-Power-Down Mode Operation
·Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD 17
·ESD Protection Exceeds JESD 22 ·2000-V Human-Body Model (A114-A)
·200-V Machine Model (A115-A)