SN54ABT162827A中文资料德州仪器数据手册PDF规格书

Members of the Texas Instruments

Widebus Family

Output Ports Have Equivalent 25-Ω Series

Resistors, So No External Resistors Are

Required

High-Impedance State During Power Up

and Power Down

Typical VOLP (Output Ground Bounce)

<1 V at VCC = 5 V, TA = 25°C

Distributed VCC and GND Pins Minimize

High-Speed Switching Noise

Ioff and Power-Up 3-State Support Hot

Insertion

Flow-Through Architecture Optimizes PCB

Layout

Latch-Up Performance Exceeds 500 mA Per

JEDEC Standard JESD-17

ESD Protection Exceeds JESD 22

− 2000-V Human-Body Model (A114-A)

− 200-V Machine Model (A115-A)

description/ordering information

The ’ABT162827A devices are noninverting

20-bit buffers composed of two 10-bit buffers with

separate output-enable signals. For either 10-bit

buffer, the two output-enable (1OE1 and 1OE2, or

2OE1 and 2OE2) inputs must both be low for the

corresponding Y outputs to be active. If either

output-enable input is high, the outputs of that

10-bit buffer are in the high-impedance state.

The outputs, which are designed to source or sink

up to 12 mA, include equivalent 25-Ω series

resistors to reduce overshoot and undershoot.