N-Channel Enhancement Mode Dual DMOS FET

DESCRIPTION The SD411 is constructed utilizing Calogic’s high speed lateral DMOS techniques featuring tight matching characteristics between each FET. This device is an excellent choice for instrumentation, communication, RF and Video designs. FEATURES • Normally OFF Configuration •

文件：26.16 Kbytes 页数：2 Pages

CALOGIC

N-Channel Enhancement Mode Dual DMOS FET

DESCRIPTION\nThe SD411 is constructed utilizing Calogic’s high speed lateral DMOS techniques featuring tight matching characteristics between each FET. This device is an excellent choice for instrumentation, communication, RF and Video designs.FEATURES\n• Normally \"OFF\" Configuration\n• High Speed • Normally \"OFF\" Configuration\n• High Speed Switching. . . . . . . . . . under 1 ns (typically)\n• Ultra Low Capacitance . . . . . . . . . ciss <3.5 pf (typically)\n• Tight Matching Characteristics\n• Pin Compatible to Industry Standard\n   Dual JFETs with Addition of Substrate Bias Pin;

Calogic

Silicon PNP epitaxial planer transistor

Silicon PNP epitaxial planar type For digital circuits ■ Features • Costs can be reduced through downsizing of the equipment and reduction of the number of parts • New S type package, allowing supply with the radial taping

文件：180.78 Kbytes 页数：13 Pages

PANASONIC

松下

Silicon PNP epitaxial planer transistor

Silicon PNP epitaxial planar type For digital circuits ■ Features • Costs can be reduced through downsizing of the equipment and reduction of the number of parts • New S type package, allowing supply with the radial taping

文件：180.78 Kbytes 页数：13 Pages

PANASONIC

松下

Silicon PNP epitaxial planer transistor

Silicon PNP epitaxial planar type For digital circuits ■ Features • Costs can be reduced through downsizing of the equipment and reduction of the number of parts • New S type package, allowing supply with the radial taping

文件：180.78 Kbytes 页数：13 Pages

PANASONIC

松下