Dual universal asynchronous receiver/transmitter DUART

DESCRIPTION The 28L202 is a high performance dual UART. Its functional and programming features closely match but greatly extend those of previous Philips dual channel UARTs. Its configuration on power up is similar that of the SC26C92. Its differences from the SC26C92 are: 256–character receiver

文件：531.77 Kbytes 页数：77 Pages

PHI

飞利浦

Dual universal asynchronous receiver/transmitter DUART

恩XP

Dual universal asynchronous receiver/transmitter DUART

DESCRIPTION The 28L202 is a high performance dual UART. Its functional and programming features closely match but greatly extend those of previous Philips dual channel UARTs. Its configuration on power up is similar that of the SC26C92. Its differences from the SC26C92 are: 256–character receiver

文件：531.77 Kbytes 页数：77 Pages

PHI

飞利浦

Dual universal asynchronous receiver/transmitter DUART

DESCRIPTION The 28L202 is a high performance dual UART. Its functional and programming features closely match but greatly extend those of previous Philips dual channel UARTs. Its configuration on power up is similar that of the SC26C92. Its differences from the SC26C92 are: 256–character receiver

文件：531.77 Kbytes 页数：77 Pages

PHI

飞利浦

Dual universal asynchronous receiver/transmitter DUART

DESCRIPTION The 28L202 is a high performance dual UART. Its functional and programming features closely match but greatly extend those of previous Philips dual channel UARTs. Its configuration on power up is similar that of the SC26C92. Its differences from the SC26C92 are: 256–character receiver

文件：531.77 Kbytes 页数：77 Pages

PHI

飞利浦

双通道通用异步接收器/发送器(DUART)

The 28L202 is a high performance dual UART. Its functional and programming features closely match but greatly extend those of previous Philips dual channel UARTs. Its configuration on power up is similar that of the SC26C92. Its differences from the SC26C92 are: 256-character receiver, 256 character Member of IMPACT family: 3.3 V to 5.0 V , -40 Cel to +85 Cel and 80xx or 68k bus interface (I/M modes) for all devices.\nBit-by-bit real time transmission error check for high data integrity systems.\nDual full-duplex independent asynchronous receiver/transmitters\n256 character FIFOs for each recei;

恩XP