PM5362中文资料PMC数据手册PDF规格书

DESCRIPTION

The PM5362 TUPP-PLUS SONET/SDH Tributary Unit Payload Processor / Performance Monitor is a monolithic integrated circuit that implements a configurable, multi-channel, payload processor that aligns and monitors performance of SONET virtual tributaries (VTs) or SDH tributary units (TUs.).

FEATURES

• Configurable, multi-channel, payload processor for aligning SONET virtual tributaries (VTs) or SDH tributary units (TUs) in an STS-3 or STM-1 byte serial data stream.

• Transfers all incoming tributaries in the three STS-1 synchronous payload envelopes of an STS-3 byte serial stream to the three STS-1 synchronous payload envelopes of an outgoing STS-3 byte serial stream.

• Transfers all incoming tributaries in the single AU4 or three AU3 administrative units of an STM-1 byte serial stream to the single AU4 or three AU3 administrative units of an outgoing STM-1 byte serial stream.

• Compensates for pleisiochronous relationships between incoming and outgoing higher level (STS-1, AU4, AU3) payload frame rates through processing of the lower level (VT6, VT3, VT2, VT1.5, TU3, TU2, TU12, or TU11) tributary pointers.

• Configurable to process any legal mix of tributaries such as VT1.5, VT2, VT3, VT6, TU11, TU12, TU2, or TU3. Each VT group or TUG2 can be configured to carry one of four tributary types. TUG2s can be multiplexed into VC3s or TUG3s. Each TUG3 can also be configured to carry a single TU3.

• Independently configurable for AU3 or AU4 frame format on incoming and outgoing interfaces.

• Configurable to process 16-byte or 64-byte format tributary path trace messages (tributary trail trace identifiers).

• Optionally frames to the H4 byte in the path overhead to determine tributary multiframe boundaries. Inserts internally generated H4 bytes with leading logic 1 bits into the outgoing administrative units.

• Extracts and serializes the entire tributary path overhead for each tributary into lower speed serial streams.

• Extracts tributary size (SS) bits for each tributary into internal registers.

• Detects loss of pointer (LOP) and re-acquisition for each tributary and optionally generates interrupts.

• Detects tributary path alarm indication signal (AIS) and return to normal state for each tributary and optionally generates interrupts.

• Detects tributary elastic store underflow and overflow errors and optionally generates interrupts.

• Extracts tributary path trace message (trail trace identifier) for each tributary into internal buffers.

• Provides individual tributary path trace message buffer that holds the expected message and detects tributary path trace mismatch (trail trace identifier mismatch) alarms (TIM) and return to matched state for each tributary and optionally generates interrupts.

• Detects tributary path trace unstable (trail trace identifier unstable) alarms (TIU) and return to stable state for each tributary and optionally generates interrupts.

• Extracts tributary path signal label for each tributary into internal registers and detects change of tributary path signal label events (COPSL) for each tributary and optionally generates interrupts.

• Provides individual tributary path signal label register that hold the expected label and detects tributary path signal label mismatch alarms (PSLM) and return to matched state for each tributary and optionally generates interrupts.

• Detects tributary path signal label unstable alarms (PSLU) and return to stable state for each tributary and optionally generates interrupts.

• Detects tributary unequipped defect (UNEQ) and tributary path defect indication (PDI-V).

• Detects assertion and removal of tributary extended remote defect indications (RDI) for each tributary and optionally generates interrupts.

• Calculates and compares the tributary path BIP-2 error detection code for each tributary and configurable to accumulate the BIP-2 errors, on block or bit basis, in internal registers.

• Calculates and compares the TU3 path BIP-8 error detection code for each TU3 stream and accumulates the BIP-8 errors, on block or bit basis, in internal registers.

APPLICATIONS

• SONET/SDH Wideband Cross-Connect

• SONET/SDH Add-Drop Multiplexer