2 DIMM DDR Fanout Buffer

DESCRIPTIONS The PLL103-07 is designed as a 2.5V buffer to distribute high-speed clocks in PC applications. The device has 12 outputs. These outputs can be configured to support 2 DDR DIMMs. The PLL103-07 can be used in conjunction with the PLL202-04 or similar clock synthesizer for the VIA Pro 2

文件：144.26 Kbytes 页数：7 Pages

PLL

2 DIMM DDR Fanout Buffer

PLL

2 DIMM DDR Fanout Buffer

DESCRIPTIONS The PLL103-07 is designed as a 2.5V buffer to distribute high-speed clocks in PC applications. The device has 12 outputs. These outputs can be configured to support 2 DDR DIMMs. The PLL103-07 can be used in conjunction with the PLL202-04 or similar clock synthesizer for the VIA Pro 2

文件：144.26 Kbytes 页数：7 Pages

PLL

Multi-Cal-System Evaluation Module

文件：2.52946 Mbytes 页数：35 Pages

TI

德州仪器

TPS38700Q1EVM Voltage Sequencer

文件：7.12115 Mbytes 页数：33 Pages

TI

德州仪器