首页>PIC16F17154>规格书详情
PIC16F17154中文资料微芯科技数据手册PDF规格书
相关芯片规格书
更多- PIC16F17146T-E/SL
- PIC16F17146T-E/SO
- PIC16F17146T-E/SS
- PIC16F17146T-E/ST
- PIC16F17146T-I/6N
- PIC16F17146T-I/7N
- PIC16F17146T-I/P
- PIC16F17146T-I/SL
- PIC16F17146T-I/SO
- PIC16F17146T-I/SS
- PIC16F17146T-I/ST
- PIC16F17146T-ESLASH6N
- PIC16F17146T-ESLASH7N
- PIC16F17146T-ESLASHP
- PIC16F17146T-ESLASHSL
- PIC16F17146T-ESLASHSO
- PIC16F17146T-ESLASHSS
- PIC16F17146T-ESLASHST
PIC16F17154规格书详情
Core Features
• C Compiler Optimized RISC Architecture
• Operating Speed:
– DC – 32 MHz clock input
– 125 ns minimum instruction time
• 16-Level Deep Hardware Stack
• Low-Current Power-on Reset (POR)
• Configurable Power-up Timer (PWRT)
• Brown-out Reset (BOR)
• Low-Power Brown-out Reset (LPBOR)
• Windowed Watchdog Timer (WWDT)


