PIC16F17126中文资料微芯科技数据手册PDF规格书

Core Features

• C Compiler Optimized RISC Architecture

• Operating Speed:

– DC – 32 MHz clock input

– 125 ns minimum instruction time

• 16-Level Deep Hardware Stack

• Low-Current Power-on Reset (POR)

• Configurable Power-up Timer (PWRT)

• Brown-out Reset (BOR)

• Low-Power Brown-out Reset (LPBOR)

• Windowed Watchdog Timer (WWDT)