首页>PCM4L>规格书详情

PCM4L中文资料瑞萨数据手册PDF规格书

PDF无图
厂商型号

PCM4L

功能描述

PTP Clock Manager for Linux

文件大小

2.1967 Mbytes

页面数量

38

生产厂商

RENESAS

中文名称

瑞萨

网址

网址

数据手册

下载地址一下载地址二到原厂下载

更新时间

2025-10-9 23:00:00

人工找货

PCM4L价格和库存,欢迎联系客服免费人工找货

PCM4L规格书详情

The PTP Clock Manager for Linux (pcm4l) is designed as a high-performance clock recovery solution for packet-based time/phase/frequency synchronization. The pcm4l software includes the

features required to meet the ITU-T Telecom packet equipment clock recommendations, including a

packet clock state machine. In complex networks with partially unknown packet delays, typical in telecom applications, pcm4l offers patented filter algorithms that help to improve synchronization accuracy with time/phase accuracy of under 1 microsecond and frequency accuracy of under 16 parts-per-billion (ppb). In networks with full IEEE 1588 support that are made up of Boundary Clock (BC) or Transparent Clock (TC) nodes, the pcm4l offers an outlier detection algorithm,

used in conjunction with the Renesas ITU-T G.8273.2 hardware filter, which helps to improve

synchronization accuracy with time/phase accuracy of under 5ns filtered (provisional Class D). These tight requirements dictate the use of timing hardware for the synthesis of the physical clock.

The adaptive servo is implemented in software running on a host processor that controls the PTP

Hardware Clock (PHC). The IEEE 1588 protocol also runs on a host processor but does not need to be colocated with pcm4l (i.e., a different processor). The pcm4l architecture and interfaces makes it ideal for open-source architectures, such as White Box hardware and O-RAN. For more information about the PTP Clock Manager, see the pcm4l product page.

特性 Features

▪ Filters the effects of high Packet Delay Variation

(PDV) per G.8273.4 or G.8263

▪ Calibrates for asymmetry when an external local

time reference is available per G.8273.4 APTS

▪ Software provided as clear C code, ready for Linux

distributions

• Runs on Linux kernel v3.0 and higher, using the

PTP Hardware Clock Infrastructure for clock

control

• Dramatically simplifies software integration and

debugging

▪ Support for IEEE1588-2019 Slave Event

Monitoring channel to allow for a timestamp

interface to an external PTP stack

▪ Full PTP clock state machine per ITU-T G.8275.1

Appendix V and G.8275.2 Appendix IV

Applications

▪ Wireless infrastructure for 4.5G and 5G network

equipment

▪ Phase/time synchronization with full timing support

from the network per ITU-T G.8275.1

• Telecom Boundary Clocks (T-BCs) and Telecom

Time Slave Clocks (T-TSCs) according to ITU-T

G.8273.2 for Full Timing Support (FTS) networks

▪ Phase/time synchronization with assisted or partial

timing support from the network per ITU-T

G.8275.2

• Telecom Boundary Clocks (T-BCs) and Telecom

Time Slave Clocks (T-TSCs) according to ITU-T

G.8273.4 for Assisted Partial Timing Support

(APTS) or Partial Timing Support (PTS)

networks

供应商 型号 品牌 批号 封装 库存 备注 价格
TI(德州仪器)
24+
NA/
7350
现货供应,当天可交货!免费送样,原厂技术支持!!!
询价
TI(德州仪器)
24+
NA/
8735
原厂直销,现货供应,账期支持!
询价
BB/TI
13+
TSSOP20
200
一级代理,专注军工、汽车、医疗、工业、新能源、电力
询价
BURR-BROWN
2450+
SOP28
6540
只做原装正品现货!或订货假一赔十!
询价
BB
20+
NA
35830
原装优势主营型号-可开原型号增税票
询价
TI(德州仪器)
24+/25+
10000
原装正品现货库存价优
询价
TI
23+
TSSOP20
5000
全新原装,支持实单,非诚勿扰
询价
BB
25+
SOP
7500
绝对原装自家现货!真实库存!欢迎来电!
询价
TI(德州仪器)
24+
N/A
6000
原装,正品
询价
TI(德州仪器)
25+
N/A
6000
原装,请咨询
询价