18 V tolerant SPI 16-bit/8-bit GPI with INT

文件：461.91 Kbytes 页数：28 Pages

恩XP

18 V tolerant SPI 16-bit/8-bit GPI with INT

文件：164.72 Kbytes 页数：28 Pages

恩XP

18 V tolerant SPI 16-bit/8-bit GPI with INT

文件：461.91 Kbytes 页数：28 Pages

恩XP

18 V tolerant SPI 16-bit/8-bit GPI with INT

The PCA9701/PCA9702 are low power 18 V tolerant SPI General Purpose Input (GPI) shift register designed to monitor the status of switch inputs. It generates an interrupt when one or more of the switch inputs change state. The input level is recognized as a HIGH when it is greater than 0.7 x VDD and 16 general purpose input ports (PCA9701) or 8 general purpose input ports (PCA9702)\n18 V tolerant input ports with 100 kΩ external series resistor\nInput LOW threshold 0.4 x VDD with minimum of 2 V at VDD = 4.5 V\nOpen-drain interrupt output\nInterrupt enable pin (INT_EN) disables interrupt output\;

恩XP

18 V tolerant SPI 16-bit/8-bit GPI with INT

The PCA9701/PCA9702 are low power 18 V tolerant SPI General Purpose Input (GPI) shift register designed to monitor the status of switch inputs. It generates an interrupt when one or more of the switch inputs change state. The input level is recognized as a HIGH when it is greater than 0.7 x VDD and 16 general purpose input ports (PCA9701) or 8 general purpose input ports (PCA9702)\n18 V tolerant input ports with 100 kΩ external series resistor\nInput LOW threshold 0.4 x VDD with minimum of 2 V at VDD = 4.5 V\nOpen-drain interrupt output\nInterrupt enable pin (INT_EN) disables interrupt output\;

恩XP

18 V tolerant SPI 16-bit/8-bit GPI with INT

The PCA9701/PCA9702 are low power 18 V tolerant SPI General Purpose Input (GPI) shift register designed to monitor the status of switch inputs. It generates an interrupt when one or more of the switch inputs change state. The input level is recognized as a HIGH when it is greater than 0.7 x VDD and • 16 general purpose input ports (PCA9701) or 8 general purpose input ports (PCA9702)\n• 18 V tolerant input ports with 100 kΩ external series resistor\n• Input LOW threshold 0.4 x VDD with a minimum of 2 V at VDD = 4.5 V\n• Open-drain interrupt output\n• Interrupt enable pin (INT_EN) disables inter;

恩XP