8-bit microcontrollers with accelerated two-clock 80C51 core 4 kB/8 kB 3 V low-power Flash with 8-bit A/D converter

文件：233.54 Kbytes 页数：49 Pages

PHI

飞利浦

8-bit microcontrollers with accelerated two-clock 80C51 core 4 kB/8 kB 3 V low-power Flash with 8-bit A/D converter

文件：243.81 Kbytes 页数：49 Pages

PHI

飞利浦

8-bit microcontroller with accelerated two-clock 80C51 core 2 kB/4 kB/8 kB 3 V byte-erasable flash with 8-bit ADC

文件：1.76038 Mbytes 页数：75 Pages

恩XP

8-bit microcontroller with accelerated two-clock 80C51 core 2 kB/4 kB/8 kB 3 V byte-erasable flash with 8-bit ADC

文件：335.26 Kbytes 页数：74 Pages

恩XP

8-bit microcontroller with accelerated two-clock 80C51 core 2 kB/4 kB/8 kB 3 V byte-erasable flash with 8-bit ADC

文件：335.26 Kbytes 页数：74 Pages

恩XP

8-bit microcontroller with accelerated two-clock 80C51 core 2 kB/4 kB/8 kB 3 V byte-erasable flash with 8-bit ADC

文件：1.76038 Mbytes 页数：75 Pages

恩XP

8-bit microcontrollers with accelerated two-clock 80C51 core 4 kB/8 kB 3 V low-power Flash with 8-bit A/D converter

文件：233.54 Kbytes 页数：49 Pages

PHI

飞利浦

8-bit microcontrollers with accelerated two-clock 80C51 core 4 kB/8 kB 3 V low-power Flash with 8-bit A/D converter

OverviewThe P89LPC924/925 are single-chip microcontrollers designed for applications demanding high-integration, low cost solutions over a wide range of performance requirements. The P89LPC924/925 is based on a high performance processor architecture that executes instructions in two to four clocks, \n\nPrincipal features\n\n\n\n•4 kB/8 kB Flash code memory with 1 kB erasable sectors, 64-byte erasable page size, and single byte erase.\n\n•256-byte RAM data memory.\n\n•Two 16-bit counter/timers. Each timer may be configured to toggle a port output upon timer overflow or to become a PWM output.\n;

恩XP