P80C554SFBD中文资料80C51 8-bit microcontroller数据手册恩XP规格书

描述 Description

OverviewThis data sheet describes the 6 clock version of the 8xC554. This device is only available in 64L LQFP. The 8xC554 Single-Chip 8-Bit Microcontroller is manufactured in an advanced CMOS process and is a derivative of the 80C51 microcontroller family. The 87C554 has the same instruction set as the 80C51. Three versions of the derivative exist:
80C554?ROMless version
87C554?16 kbytes EPROM
The 87C554 contains a 16k x 8 non-volatile EPROM, a 512 x 8 read/write data memory, five 8-bit I/O ports, one 8-bit input port, two 16-bit timer/event counters (identical to the timers of the 80C51), an additional 16-bit timer coupled to capture and compare latches, a 15-source, four-priority-level, nested interrupt structure, an 7-input ADC, a dual DAC pulse width modulated interface, two serial interfaces (UART and I²C-bus), a ?watchdog? timer and on-chip oscillator and timing circuits. For systems that require extra capability, the 8xC554 can be expanded using standard TTL compatible memories and logic.
In addition, the 8xC554 has two software selectable modes of power reduction?idle mode and power-down mode. The idle mode freezes the CPU while allowing the RAM, timers, serial ports, and interrupt system to continue functioning. Optionally, the ADC can be operated in Idle mode. The power-down mode saves the RAM contents but freezes the oscillator, causing all other chip functions to be inoperative.
The device also functions as an arithmetic processor having facilities for both binary and BCD arithmetic plus bit-handling capabilities. The instruction set consists of over 100 instructions: 49 one-byte, 45 two-byte, and 17 three-byte. With an 8-MHz crystal, 58pct of the instructions are executed in 0.75 us and 40pct in 1.5 us. Multiply and divide instructions require 3 us.

特性 Features

•80C51 central processing unit

•16k x 8 EPROM expandable externally to 64 kbytes

•An additional 16-bit timer/counter coupled to four capture registers and three compare registers

•Two standard 16-bit timer/counters

•512 x 8 RAM, expandable externally to 64 kbytes

•Capable of producing eight synchronized, timed outputs

•A 10-bit ADC with seven multiplexed analog inputs

•Fast 8-bit ADC option ? 9 uS at 16 MHz

•Two 8-bit resolution, pulse width modulation outputs

•Five 8-bit I/O ports plus one 8-bit input port shared with analog inputs

•I²C-bus serial I/O port with byte oriented master and slave functions

•On-chip watchdog timer

•Extended temperature ranges

•Full static operation ? 0 to 16 MHz

•Operating voltage range: 2.7 V to 5.5 V (0 to 8 MHz) and 4.5 V to 5.5 V (8 to 16 MHz) commercial temperature

•Security bits:
•ROM ? 2 bits

•OTP/EPROM ? 3 bits




•Four interrupt priority levels

•15 interrupt sources

•Full-duplex enhanced UART
•Framing error detection

•Automatic address recognition




•Power control modes
•Clock can be stopped and resumed

•Idle mode

•Power down mode




•Second DPTR register

•EMI reduction ? 6 clock operation and ALE inhibit

•Programmable I/O pins

•Wake-up from power-down by external interrupts

•Software reset

•Power-on detect reset

•ADC charge pump disable

•ONCE mode

•ADC active in Idle mode