首页>NT5TU32M16CG-25C>规格书详情
NT5TU32M16CG-25C中文资料南亚科数据手册PDF规格书
相关芯片规格书
更多- NT5TU128M8HE-BEA
- NT5TU128M8HE-BEH
- NT5TU128M8HE-BEI
- NT5TU128M8HE-BEL
- NT5TU128M8HG-ACA
- NT5TU128M8HG-ACH
- NT5TU128M8HG-ACI
- NT5TU128M8HG-ACL
- NT5TU128M8HG-BEA
- NT5TU128M8HG-BEH
- NT5TU128M8HG-BEI
- NT5TU128M8HG-BEL
- NT5TU128M8HZ-ACA
- NT5TU128M8HE-BENA
- NT5TU128M8HG-ACNA
- NT5TU128M8HG-BENA
- NT5TU128M8HZ-ACH
- NT5TU128M8HZ-ACI
NT5TU32M16CG-25C规格书详情
Features
• 1.8V ± 0.1V Power Supply Voltage
• Programmable CAS Latency: 3, 4, 5, and 6
• Programmable Additive Latency: 0, 1, 2, 3, and 4
• Write Latency = Read Latency -1
• Programmable Burst Length: 4 and 8
• Programmable Sequential / Interleave Burst
• OCD (Off-Chip Driver Impedance Adjustment)
• ODT (On-Die Termination)
• 4 bit prefetch architecture
• 1k page size for x 4 & x 8,
2k page size for x16
• Data-Strobes: Bidirectional, Differential
• 4 internal memory banks
• Strong and Weak Strength Data-Output Driver
• Auto-Refresh and Self-Refresh
• Power Saving Power-Down modes
• 7.8 μs max. Average Periodic Refresh Interval
• Packages:
60 Ball BGA for x4/x8 components
84 Ball BGA for x16 component
• RoHS Compliance
Description
The 512Mb Double-Data-Rate-2 (DDR2) DRAMs is a highspeed
CMOS Double Data Rate 2 SDRAM containing
536,870,912 bits. It is internally configured as a quad-bank
DRAM.
The 512Mb chip is organized as either 32Mbit x 4 I/O x 4
bank, 16Mbit x 8 I/O x 4 bank or 8Mbit x 16 I/O x 4 bank
device.
The chip is designed to comply with all key DDR2 DRAM key
features: (1) posted CAS with additive latency, (2) write
latency = read latency -1, (3) normal and weak strength dataoutput
driver, (4) variable data-output impedance adjustment
and (5) an ODT (On-Die Termination) function.
All of the control and address inputs are synchronized with a
pair of externally supplied differential clocks. Inputs are
latched at the cross point of differential clocks (CK rising and
CK falling). All I/Os are synchronized with a single ended
DQS or differential DQS pair in a source synchronous fashion.
A 14 bit address bus for x4 and x8 organised components
and a 13 bit address bus for x16 components is used to
convey row, column, and bank address devices.
These devices operate with a single 1.8V+/-0.1V power supply
and are available in BGA packages.
An Auto-Refresh and Self-Refresh mode is provided along
with various power-saving power-down modes.
供应商 | 型号 | 品牌 | 批号 | 封装 | 库存 | 备注 | 价格 |
---|---|---|---|---|---|---|---|
NANYA/南亚 |
19+ |
BGA |
2526 |
进口原装现货 |
询价 | ||
NANYA |
2016+ |
BGA |
1800 |
只做原装,假一罚十,公司可开17%增值税发票! |
询价 | ||
NANYA |
23+ |
BGA |
20000 |
全新原装假一赔十 |
询价 | ||
Nanya |
2020+ |
BGA |
8000 |
只做自己库存,全新原装进口正品假一赔百,可开13%增 |
询价 | ||
NANYA/南亚 |
09+ |
BGA |
880000 |
明嘉莱只做原装正品现货 |
询价 | ||
NANYA |
23+ |
BGA |
20000 |
原厂原装正品现货 |
询价 | ||
NANYA/南亚 |
2048+ |
BGA |
9851 |
只做原装正品现货!或订货假一赔十! |
询价 | ||
NANYA/南亚 |
24+23+ |
BGA84 |
12580 |
16年现货库存供应商终端BOM表可配单提供样品 |
询价 | ||
NANYA/南亚 |
22+ |
BGA |
354000 |
询价 | |||
NANYA |
2138+ |
BGA |
8960 |
专营BGA,QFP原装现货,假一赔十 |
询价 |