PowerQUICC™ Integrated Communications Processor Hardware Specifications

2 Features Figure 1 is a block diagram of the MPC850, showing its major components and the relationships among those components: The following list summarizes the main features of the MPC850: • Embedded single-issue, 32-bit MPC8xx core (implementing the PowerPC architecture) with thirty-two 3

文件：2.67774 Mbytes 页数：72 Pages

FREESCALEFreescale Semiconductor, Inc

飞思卡尔飞思卡尔半导体

PowerQUICC??Integrated Communications Processor Hardware Specifications

The MPC850 is a versatile, one-chip integrated microprocessor and peripheral combination that can be used in a variety of controller applications, excelling particularly in communications and networking products. The MPC850, which includes support for Ethernet, is specifically designed for co

文件：1.50031 Mbytes 页数：72 Pages

恩XP

Communications Controller Hardware Specifications

文件：408.28 Kbytes 页数：68 Pages

MOTOROLA

摩托罗拉

PowerQUICC, 32 Bit Power Architecture, 66MHz, Communications Processor, -40 to 95C

The MPC850 PowerQUICC® processor offers a versatile, integrated, low-cost solution for variety of controller, networking, and communications applications.\nIncludes extensive communications and system integration support\nSimplifies development and accelerates time-to-market\nOffloads core tasks for Embedded MPC8xx Core with 87 MIPS at 66 MHz (using Dhrystone 2.1)\n• 2-Kbyte Instruction Cache\n• 1-Kbyte Data Cache\n• Instruction and Data MMUs\n• Up to 32-Bit Data Bus (Dynamic Bus Sizing for 8,16, and 32 Bits)\n• 26 External Address Lines\n• Complete Static Design (0-66 MHz Operation)\n• Memory ;

恩XP

PowerQUICC, 32 Bit Power Architecture, 50MHz, Communications Processor, -40 to 95C

The MPC850 PowerQUICC® processor offers a versatile, integrated, low-cost solution for variety of controller, networking, and communications applications.\nIncludes extensive communications and system integration support\nSimplifies development and accelerates time-to-market\nOffloads core tasks for Embedded MPC8xx Core with 87 MIPS at 66 MHz (using Dhrystone 2.1)\n• 2-Kbyte Instruction Cache\n• 1-Kbyte Data Cache\n• Instruction and Data MMUs\n• Up to 32-Bit Data Bus (Dynamic Bus Sizing for 8,16, and 32 Bits)\n• 26 External Address Lines\n• Complete Static Design (0-66 MHz Operation)\n• Memory ;

恩XP

PowerQUICC, 32 Bit Power Architecture, 66MHz, Communications Processor, -40 to 95C

The MPC850 PowerQUICC® processor offers a versatile, integrated, low-cost solution for variety of controller, networking, and communications applications.\nIncludes extensive communications and system integration support\nSimplifies development and accelerates time-to-market\nOffloads core tasks for Embedded MPC8xx Core with 87 MIPS at 66 MHz (using Dhrystone 2.1)\n• 2-Kbyte Instruction Cache\n• 1-Kbyte Data Cache\n• Instruction and Data MMUs\n• Up to 32-Bit Data Bus (Dynamic Bus Sizing for 8,16, and 32 Bits)\n• 26 External Address Lines\n• Complete Static Design (0-66 MHz Operation)\n• Memory ;

恩XP