MPC8321VRAFDC数据手册恩XP中文资料规格书

描述 Description

The MPC8321E PowerQUICC®. II Pro is a member of the MPC8323E family of cost-effective network communications processosr that meet the requirements of several small office/home office (SOHO), access, IP services and industrial control applications. It provides better CPU performance, additional functionality and faster interfaces than current PowerQUICC™ II processors while addressing important time to market, price, power consumption and board real estate requirements
Core ComplexThe MPC8321E incorporates a unique configuration of the e300c2 (MPC603e-based) core. While this version of e300 core does not have a Floating-Point Unit (FPU) it has been designed to include dual integer units as well as a modified multiply instruction. These architectural enhancements enable more efficient operations to be executed in parallel, resulting in significant performance improvement. The core also includes 16 Kbytes of L1 instruction and data caches and on-chip memory management units (MMUs). The MPC8321E also includes a 32-bit PCI controller, four DMA channels, a flexible local bus, and a 32-bit DDR-1/DDR-2 SDRAM memory controller..
QUICC Engine™ TechnologyA new single-RISC version of the QUICC Engine™ communications engine forms the heart of the networking capability of the MPC8321E. The QUICC Engine® block contains several peripheral controllers and a single 32-bit reduced instruction set computing (RISC) controller. Unique microcode packages provide support for NAT, Firewall, IPSec, and Advanced Quality of Service (QoS). Protocol support is provided by the main workhorses of the device - the unified communication controllers (UCCs). Each of the five UCCs can support a variety of communication protocols:
 Up to (3) 10/100 Mbps Ethernet
 High-level data link control (HDLC)
 Up to (4) Time division multiplexing (TDM)
 Binary synchronous communications protocol (BISYNC)
 UCC can also support USB 2.0 (full/low speed)
Hardware Security EngineThe security engine (SEC 2.2) on the MPC8321E allows CPU-intensive cryptographic operations to be off-loaded from the main CPU core. The security-processing accelerator provides hardware acceleration for DES, 3DES, Advanced Encryption Standard (AES), Secure Hash Algorithm (SHA)-1 and MD-5 algorithms.
System Interface UnitThe MPC8321E family also includes a 32-bit double data rate (DDR)-1/DDR/2 memory controller, a 32-bit peripheral component interconnect (PCI) controller, a 16-bit local bus and four direct memory access (DMA) channels.
Typical Applications
 Residential gateways
 SOHO networking
 VPN routers
 Access points
 DSLAM line cards
 Industrial control
 Test and measurement equipment

特性 Features

•  e300 core with dual integer units enables more efficient operations to be conducted in parallel, resulting in significant performance improvement.

应用 Application

Secure Transaction and Retail Payments
•POS Printer