SDRAM/DDR Memory Controller

Key features are shown below. • MPC603e series e300 core – Superscalar architecture – 760 MIPS at 400 MHz (–40 oC to +85 oC) – 16 KB Instruction cache, 16 KB Data cache – Double precision FPU – Instruction and Data MMU – Standard and Critical interrupt capability •

文件：1.09984 Mbytes 页数：78 Pages

FREESCALEFreescale Semiconductor, Inc

飞思卡尔飞思卡尔半导体

HABANERO INDUS - PBFREE

The highly integrated, cost-effective 恩XP® MPC5200B MCU serves the processing-intensive network media gateway, network access storage, set-top box, audio jukebox automotive, Internet access, industrial automation, image detection/analysis, and electronic/medical instrumentation markets.\nEnables hig • MPC603e series processor core built on Power Architecture\n• 0-400 MHz operation at -40oC to +85oC temperature range\n• Double Precision Floating Point Unit (FPU)\n• Instruction and Data Memory Management Unit (MMU)\n• 16K Instruction and 16K Data Caches\n• BestComm Intelligent DMA I/O Controller\;

恩XP

SDRAM/DDR Memory Controller

文件：984.14 Kbytes 页数：72 Pages

FREESCALEFreescale Semiconductor, Inc

飞思卡尔飞思卡尔半导体

Technical Data

Key features are shown below. • MPC603e series e300 core – Superscalar architecture – 760 MIPS at 400 MHz (–40 oC to +85 oC) – 16 KB Instruction cache, 16 KB Data cache – Double precision FPU – Instruction and Data MMU – Standard and Critical interrupt capability •

文件：977.14 Kbytes 页数：72 Pages

FREESCALEFreescale Semiconductor, Inc

飞思卡尔飞思卡尔半导体

SDRAM/DDR Memory Controller

Key features are shown below. • MPC603e series e300 core – Superscalar architecture – 760 MIPS at 400 MHz (–40 oC to +85 oC) – 16 KB Instruction cache, 16 KB Data cache – Double precision FPU – Instruction and Data MMU – Standard and Critical interrupt capability •

文件：1.09984 Mbytes 页数：78 Pages

FREESCALEFreescale Semiconductor, Inc

飞思卡尔飞思卡尔半导体