i.MX RT1060 Crossover Processors for Industrial Products

1.1 Features The i.MX RT1060 processors are based on Arm Cortex-M7 Core Platform, which has the following features: • Supports single Arm Cortex-M7 Core with: — 32 KB L1 Instruction Cache — 32 KB L1 Data Cache — Full featured Floating Point Unit (FPU) with support of the VFPv5 architecture

文件：1.93602 Mbytes 页数：114 Pages

恩XP

i.MX RT1060 Crossover Processors for Consumer Products

Features The i.MX RT1060 processors are based on Arm Cortex-M7 Core Platform, which has the following features: • Supports single Arm Cortex-M7 Core with: — 32 KB L1 Instruction Cache — 32 KB L1 Data Cache — Full featured Floating Point Unit (FPU) with support of the VFPv5 architecture — Su

文件：2.64688 Mbytes 页数：119 Pages

恩XP

i.MX RT1060 Crossover Processors for Consumer Products

文件：1.94306 Mbytes 页数：111 Pages

恩XP

-M7 core

The i.MX RT1060 is the latest addition to the industry's first crossover MCU series and expands the i.MX RTseries to three scalable families. The i.MX RT1060 doubles the On-Chip SRAM to 1MB while keeping pin-to-pincompatibility with i.MX RT1050. This new series introduces additional features ideal f \n• Highest performing Arm Cortex-M7\n• 3020 CoreMark/1284 DMIPS @ 600 MHz\n• 1MB On-Chip SRAM - up to 512KB configurable as Tightly Coupled Memory (TCM)\n• Real-time, low-latency response as low as 20 ns\n• Industry’s lowest dynamic power with an integrated DC-DC converter\n• Low-power run modes at;

恩XP

恩智浦