device made up of standard HCS12 blocks and the HCS12 processor core

文件：3.41055 Mbytes 页数：126 Pages

FREESCALEFreescale Semiconductor, Inc

飞思卡尔飞思卡尔半导体

MC9S12DT256 Device User Guide V03.03

Overview\nThe MC9S12DT256 microcontroller unit (MCU) is a 16-bit device composed of standard on-chip peripherals including a 16-bit central processing unit (HCS12 CPU), 256K bytes of Flash EEPROM, 12K bytes of RAM, 4K bytes of EEPROM, two asynchronous serial communications interfaces (SCI), three se • HCS12 Core\n   – 16-bit HCS12 CPU\n      i. Upward compatible with M68HC11 instruction set\n      ii. Interrupt stacking and programmer’s model identical to M68HC11\n      iii.Instruction queue\n      iv. Enhanced indexed addressing\n   – MEBI (Multiplexed External Bus Interface)\n   – MMC (Module;

恩XP

S12A 16-bit MCU, HCS12 core, 256KB Flash, QFP 80

The MC9S12A512 MCU is a 16-bit device composed of standard on-chip peripherals, including a HCS12 CPU.\nSystem resource mapping, clock generation, interrupt control and bus interfacing are managed by the system integration module (SIM).\nThe MC9S12A512 has full 16-bit data paths throughout, however • 16-bit HCS12 CPU\n• Upward compatible with M68HC11 instruction set\n• Interrupt stacking and programmer's model identical to M68HC11\n• Instruction pipe\n• Enhanced indexed addressing\n• Multiplexed external bus\n• Memory\n• 512 KB flash EEPROM\n• 4 KB EEPROM\n• 14 KB RAM\n• Two asynchronous seria;

恩XP

S12A 16-bit MCU, HCS12 core, 256KB Flash, QFP 112

The MC9S12A512 MCU is a 16-bit device composed of standard on-chip peripherals, including a HCS12 CPU.\nSystem resource mapping, clock generation, interrupt control and bus interfacing are managed by the system integration module (SIM).\nThe MC9S12A512 has full 16-bit data paths throughout, however • 16-bit HCS12 CPU\n• Upward compatible with M68HC11 instruction set\n• Interrupt stacking and programmer's model identical to M68HC11\n• Instruction pipe\n• Enhanced indexed addressing\n• Multiplexed external bus\n• Memory\n• 512 KB flash EEPROM\n• 4 KB EEPROM\n• 14 KB RAM\n• Two asynchronous seria;

恩XP