The MC74VHC1G126 / MC74VHC1GT126 is a single gate

noninverting 3−state buffer in tiny footprint packages. The

MC74VHC1G126 has CMOS−level input thresholds while the

MC74VHC1GT126 has TTL−level input thresholds.

The internal circuit is composed of three stages, including a buffered

3−state output which provides high noise immunity and stable output.

The input structures provide protection when voltages up to 5.5 V

are applied, regardless of the supply voltage. This allows the device to

be used to interface 5 V circuits to 3 V circuits. Some output structures

also provide protection when VCC = 0 V and when the output voltage

exceeds VCC. These input and output structures help prevent device

destruction caused by supply voltage − input/output voltage mismatch,

battery backup, hot insertion, etc.

Features

• Designed for 2.0 V to 5.5 V VCC Operation

• 3.5 ns tPD at 5 V (typ)

• Inputs/Outputs Over−Voltage Tolerant up to 5.5 V

• IOFF Supports Partial Power Down Protection

• Source/Sink 8 mA at 3.0 V

• Available in SC−88A, SC−74A, TSOP−5, SOT−553, SOT−953 and

UDFN6 Packages

• Chip Complexity < 100 FETs

• NLV Prefix for Automotive and Other Applications Requiring

Unique Site and Control Change Requirements; AEC−Q100

Qualified and PPAP Capable

• These Devices are Pb−Free, Halogen Free/BFR Free and are RoHS

Compliant

MC74VHC1GT126P5T5G属于集成电路（IC） > 缓冲器，驱动器，接收器，收发器。安森美半导体公司制造生产的MC74VHC1GT126P5T5G缓冲器，驱动器，接收器，收发器逻辑缓冲器、驱动器、接收器和收发器允许隔离对某个电路的逻辑信号的访问，以用于另一电路。缓冲器将其输入信号（不变或反相）传递到其输出，并可能用于清除弱信号或驱动负载。在布尔逻辑仿真器中，缓冲器主要用于增加传播延迟。逻辑接收器和收发器允许在数据总线之间进行隔离通信。