Dual J-K Flip-Flop with Set and Reset High?뭁erformance Silicon?묰ate CMOS

The MC74HC112A is identical in pinout to the LS112. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs. Each flip−flop is negative−edge clocked and has active−low asynchronous Set and Reset inputs. The HC112A is identical in

文件：181.12 Kbytes 页数：8 Pages

ONSEMI

安森美半导体

Dual J-K Flip-Flop with Set and Reset

文件：138.96 Kbytes 页数：7 Pages

ONSEMI

安森美半导体

Package：16-SOIC（0.154"，3.90mm 宽）；包装：卷带（TR）剪切带（CT）Digi-Reel® 得捷定制卷带 功能：设置（预设）和复位 类别：集成电路（IC） 触发器 描述：IC FF JK TYPE DUAL 1BIT 16SOIC

ONSEMI

安森美半导体

Dual J-K Flip-Flop with Set and Reset

文件：138.96 Kbytes 页数：7 Pages

ONSEMI

安森美半导体

Dual J-K Flip-Flop with Set and Reset High?뭁erformance Silicon?묰ate CMOS

The MC74HC112A is identical in pinout to the LS112. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs. Each flip−flop is negative−edge clocked and has active−low asynchronous Set and Reset inputs. The HC112A is identical in

文件：181.12 Kbytes 页数：8 Pages

ONSEMI

安森美半导体

Dual J-K Flip-Flop with Set and Reset High?뭁erformance Silicon?묰ate CMOS

The MC74HC112A is identical in pinout to the LS112. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs. Each flip−flop is negative−edge clocked and has active−low asynchronous Set and Reset inputs. The HC112A is identical in

文件：181.12 Kbytes 页数：8 Pages

ONSEMI

安森美半导体