MPC7457 Hardware Specification Addendum for the MPC74n7RXnnnnNx Series

文件：457.61 Kbytes 页数：12 Pages

恩XP

APOLLO7PM,RV1.1,1.1V,105C

The MPC7447A processor is a high-performance, low-power, 32-bit implementation of the RISC architecture. Key architectural features include 512 KB of on-chip L2 cache, a 64-bit bus interface and a full 128-bit implementation of Our AltiVec®™ technology. MPC7447A processors are ideal for leading-edge Superscalar Microprocessor MPC7447A processors feature a high-frequency superscalar core based on PowerArchitecture technology, capable of issuing four instructions per clock cycle(three instructions plus one branch) into 11 independent execution units:\n• Four integer units (three simple plus one c;

恩XP

APOLLO7PM,RV1.1,1.1V,105C

The MPC7447A processor is a high-performance, low-power, 32-bit implementation of the RISC architecture. Key architectural features include 512 KB of on-chip L2 cache, a 64-bit bus interface and a full 128-bit implementation of Our AltiVec®™ technology. MPC7447A processors are ideal for leading-edge Superscalar Microprocessor MPC7447A processors feature a high-frequency superscalar core based on PowerArchitecture technology, capable of issuing four instructions per clock cycle(three instructions plus one branch) into 11 independent execution units:\n• Four integer units (three simple plus one c;

恩XP

APOLLO7PM,RV1.1,1.3V,105C

The MPC7447A processor is a high-performance, low-power, 32-bit implementation of the RISC architecture. Key architectural features include 512 KB of on-chip L2 cache, a 64-bit bus interface and a full 128-bit implementation of Our AltiVec®™ technology. MPC7447A processors are ideal for leading-edge Superscalar Microprocessor MPC7447A processors feature a high-frequency superscalar core based on PowerArchitecture technology, capable of issuing four instructions per clock cycle(three instructions plus one branch) into 11 independent execution units:\n• Four integer units (three simple plus one c;

恩XP