5V Triple PECL Input to LVPECL Output Translator

文件：112.69 Kbytes 页数：6 Pages

ONSEMI

安森美半导体

5V Triple PECL Input to LVPECL Output Translator

文件：147.73 Kbytes 页数：5 Pages

ONSEMI

安森美半导体

Package：20-SOIC（0.295"，7.50mm 宽）；包装：卷带（TR）剪切带（CT）Digi-Reel® 得捷定制卷带 类别：集成电路（IC） 转换器，电平移位器 描述：IC TRNSLTR UNIDIRECTIONAL 20SOIC

ONSEMI

安森美半导体

5V Triple PECL Input to LVPECL Output Translator

文件：112.69 Kbytes 页数：6 Pages

ONSEMI

安森美半导体

Clock Management Design Using Low Skew and Low Jitter Devices

Why Do We Need Clock Management? Can you imagine the chaos in our world if our clocks or watches were not synchronized to Greenwich Mean Time? How would trains, buses, and airplanes run on schedule? The miniseries Longitude was the story of a man who made a major technological breakthrough by inv

文件：209.34 Kbytes 页数：8 Pages

ONSEMI

安森美半导体

Triple PECL to LVPECL Translator?

Description The MC100LVEL92 is a triple PECL input to LVPECL output translator. The device receives standard PECL signals and translates them to differential LVPECL output signals. To accomplish the PECL to LVPECL level translation, the MC100LVEL92 requires three power rails. The VCC supply is t

文件：71.11 Kbytes 页数：3 Pages

ONSEMI

安森美半导体