8 BIT SHIFT REGISTER WITH OUTPUT LATCHES (3 STATE)

DESCRIPTION The M54/74HC595 is a high speed CMOS 8-BIT SHIFT REGISTERS/OUTPUT LATCHES (3-STATE) fabricated in silicon C2MOS technology. It has the same high speed performance of LSTTL combined with true CMOS low power consumption. This device contains an 8-bit serial-in, parallel-out shift regist

文件：627.42 Kbytes 页数：16 Pages

STMICROELECTRONICS

意法半导体

丝印：HC595；Package：TSSOP16；8-bit shift register with output latches (3-state)

Description The M74HC595 device is a high speed CMOS 8-bit shift register with output latches (3-state) fabricated with silicon gate C2MOS technology. This device contains an 8-bit serial in, parallel out shift register that feeds an 8-bit D-type storage register. The storage register has 8

文件：579.68 Kbytes 页数：22 Pages

STMICROELECTRONICS

意法半导体

Package：16-TSSOP（0.173"，4.40mm 宽）；包装：管件 功能：串行至并行，串行 类别：集成电路（IC） 移位寄存器 描述：IC SHIFT REGIST 8BIT 3ST 16TSSOP

STMICROELECTRONICS

意法半导体

8-bit shift register with output latches (3-state)

Description The M74HC595 device is a high speed CMOS 8-bit shift register with output latches (3-state) fabricated with silicon gate C2MOS technology. This device contains an 8-bit serial in, parallel out shift register that feeds an 8-bit D-type storage register. The storage register has 8

文件：579.68 Kbytes 页数：22 Pages

STMICROELECTRONICS

意法半导体

8-Bit Serial-Input/Serial or Parallel-Output Shift Register with Latched 3-State Outputs

8-Bit Serial-Input/Serial or Parallel-Output Shift Register with Latched 3-State Outputs The MC74HC595A consists of an 8−bit shift register and an 8−bit D−type latch with three−state parallel outputs. The shift register accepts serial data and provides a serial output. The shift register also pro

文件：248.98 Kbytes 页数：12 Pages

ONSEMI

安森美半导体

8-Bit Serial-Input/Serial or Parallel-Output Shift Register with Latched 3-State Outputs

8-Bit Serial-Input/Serial or Parallel-Output Shift Register with Latched 3-State Outputs The MC74HC595A consists of an 8−bit shift register and an 8−bit D−type latch with three−state parallel outputs. The shift register accepts serial data and provides a serial output. The shift register also pro

文件：248.98 Kbytes 页数：12 Pages

ONSEMI

安森美半导体