8 Mbit 512K x16 3.0V Asynchronous SRAM

SUMMARY DESCRIPTION The M68AW512D is an 8 Mbit (8,388,608 bit) CMOS SRAM, organized as 524,288 words by 16 bits. The device features fully static operation requiring no external clocks or timing strobes, with equal address access and cycle times. It requires a single 2.7 to 3.6V supply. This de

文件：124.09 Kbytes 页数：18 Pages

STMICROELECTRONICS

意法半导体

CHIPS
BGA

CHIPS

上传：深圳市旺财半导体有限公司

SOURCE
BGA

SOURCE

索尔思光电

上传：深圳市华来深电子有限公司