LMK1D2106中文资料Dual bank 6-channel output 1.8-V, 2.5-V, and 3.3-V LVDS buffer数据手册TI规格书

描述 Description

The LMK1D210x clock buffer distributes two clock inputs (IN0 and IN1) to a total of 16 pairs of differential LVDS clock outputs (OUT0 to OUT15) in the LMK1D2108 and 12 pairs of clock outputs (OUT0 to OUT11) in the LMK1D2106 with minimum skew for clock distribution. Each buffer block consists of one input and a maximum of 6 (LMK1D2106) or 8 (LMK1D2108) LVDS outputs. The inputs can either be LVDS, LVPECL, HCSL, CML, or LVCMOS.

The LMK1D210x is specifically designed for driving 50-Ω transmission lines. When driving inputs in single-ended mode, apply the appropriate bias voltage to the unused negative input pin (see Figure 8-6).

Using the control pin (EN), output banks can either be enable or disabled. If this pin is left open, both bank outputs are enabled. If the control pin is switched to a logic \"0\", both bank outputs are disabled (static logic \"0\"). If the control pin is switched to a logic \"1\", the outputs of one bank are disabled while the outputs of the other bank are enabled. The part also supports a fail-safe function. The device further incorporates an input hysteresis which prevents random oscillation of the outputs in the absence of an input signal.

The device operates in a 1.8-V, 2.5-V, or 3.3-V supply environment and is characterized from –40°C to 105°C (ambient temperature).

特性 Features

• High-performance LVDS clock buffer family: up to 2 GHz
• Dual 1:8 differential buffer
• Supply voltage: 1.71 V to 3.465 V
• Very low propagation delay:
• High-swing LVDS (boosted mode): 500-mV VOD typical when AMP_SEL = 1
• Universal inputs accept LVDS, LVPECL, LVCMOS, HCSL and CML signal levels
• Industrial temperature range: –40°C to 105°C
• LMK1D2106: 6-mm × 6-mm, 40-pin VQFN (RHA)
• LMK1D2108: 7-mm × 7-mm, 48-pin VQFN (RGZ)