首页>LM3S3748-IQC50-A0T.A>规格书详情
LM3S3748-IQC50-A0T.A中文资料德州仪器数据手册PDF规格书
相关芯片规格书
更多- LM3S3748-IQC20-A2T
- LM3S3748-IQC20-A1
- LM3S3748-IBZ50-A2
- LM3S3748-IBZ50-B0
- LM3S3748-IQC25-A0T
- LM3S3748-IQC50-A0T
- LM3S3748-IQC25-A2T
- LM3S3748-IQC25-B0T
- LM3S3748-IQC20-A0
- LM3S3748-IQC20-B0
- LM3S3748-IQC25-B0
- LM3S3748-IQC20-A0T
- LM3S3748-IQC25-A0
- LM3S3748-IQC50-A0
- LM3S3748-IQC25-A2
- LM3S3748-IQC20-A1T
- LM3S3748-IQC25-A1T
- LM3S3748-IBZ50-A2T
LM3S3748-IQC50-A0T.A规格书详情
Product Features
The LM3S3748 microcontroller includes the following product features:
■ 32-Bit RISC Performance
– 32-bit ARM® Cortex™-M3 v7M architecture optimized for small-footprint embedded
applications
– System timer (SysTick), providing a simple, 24-bit clear-on-write, decrementing, wrap-on-zero
counter with a flexible control mechanism
– Thumb®-compatible Thumb-2-only instruction set processor core for high code density
– 50-MHz operation
– Hardware-division and single-cycle-multiplication
– Integrated Nested Vectored Interrupt Controller (NVIC) providing deterministic interrupt
handling
– 41 interrupts with eight priority levels
– Memory protection unit (MPU), providing a privileged mode for protected operating system
functionality
– Unaligned data access, enabling data to be efficiently packed into memory
– Atomic bit manipulation (bit-banding), delivering maximum memory utilization and streamlined
peripheral control
| 供应商 | 型号 | 品牌 | 批号 | 封装 | 库存 | 备注 | 价格 | 
|---|---|---|---|---|---|---|---|
| Texas Instruments | 20+ | LQFP-100 | 29860 | TI微控制器MCU-可开原型号增税票 | 询价 | ||
| TI/德州仪器 | 25+ | QFP | 996880 | 只做原装,欢迎来电资询 | 询价 | ||
| TI | 22+ | QFP | 15000 | DSP全系列在售 | 询价 | ||
| TI/德州仪器 | 23+ | LQFP-100 | 50000 | 原装正品支持实单 | 询价 | ||
| TI | NA | 5650 | 一级代理 原装正品假一罚十价格优势长期供货 | 询价 | |||
| TI/德州仪器 | 22+ | UNKNOWN | 12245 | 现货,原厂原装假一罚十! | 询价 | ||
| 22+ | 5000 | 询价 | |||||
| TI | 23+ | BGAQFP | 8659 | 原装公司现货!原装正品价格优势. | 询价 | ||
| TI | 25+23+ | 24014 | 绝对原装正品全新进口深圳现货 | 询价 | |||
| TI | 25+ | LQFP | 3000 | 全新原装、诚信经营、公司现货销售! | 询价 | 


