首页>K4H560438E-TCA2>规格书详情
K4H560438E-TCA2中文资料三星数据手册PDF规格书
相关芯片规格书
更多- K4H560438E-TCA0
- K4H560438E-TC/LB3
- K4H560438E-TC/LAA
- K4H560438E-TC/LA2
- K4H560438E-TC/LB0
- K4H560438E-GCCC
- K4H560438E-GC/LB3
- K4H560438E-NC/LB0
- K4H560438E-GCB3
- K4H560438E-GLB0
- K4H560438E-NLB3
- K4H560438E-NC/LB3
- K4H560438E-NCB0
- K4H560438E-NLA2
- K4H560438E-NLB0
- K4H560438E-GC/LB0
- K4H560438E-NCB3
- K4H560438E-GLA2
K4H560438E-TCA2规格书详情
Features
• Double-data-rate architecture; two data transfers per clock cycle
• Bidirectional data strobe(DQS)
• Four banks operation
• Differential clock inputs(CK and CK)
• DLL aligns DQ and DQS transition with CK transition
• MRS cycle with address key programs
-. Read latency 2, 2.5 (clock)
-. Burst length (2, 4, 8)
-. Burst type (sequential & interleave)
• All inputs except data & DM are sampled at the positive going edge of the system clock(CK)
• Data I/O transactions on both edges of data strobe
• Edge aligned data output, center aligned data input
• LDM,UDM/DM for write masking only
• Auto & Self refresh
• 15.6us refresh interval(4K/64ms refresh)
• Maximum burst refresh cycle : 8
• 66pin TSOP II package
产品属性
- 型号:
K4H560438E-TCA2
- 制造商:
SAMSUNG
- 制造商全称:
Samsung semiconductor
- 功能描述:
256Mb E-die DDR SDRAM Specification 66 TSOP-II
供应商 | 型号 | 品牌 | 批号 | 封装 | 库存 | 备注 | 价格 |
---|---|---|---|---|---|---|---|
SAMSUNG/三星 |
2020+ |
NA |
80000 |
只做自己库存,全新原装进口正品假一赔百,可开13%增 |
询价 | ||
SAMSUNG/三星 |
23+ |
NA/ |
3516 |
原装现货,当天可交货,原型号开票 |
询价 | ||
SANSUNG |
21+ |
66TSOP |
35200 |
一级代理/放心采购 |
询价 | ||
SAMSUNG |
23+ |
TSSOP |
20000 |
原厂原装正品现货 |
询价 | ||
SAMSUNG |
23+ |
TSOP |
9365 |
价格优势/原装现货/客户至上/欢迎广大客户来电查询 |
询价 | ||
SAMSUNG/三星 |
22+ |
TSOP |
6521 |
只做原装正品现货!或订货假一赔十! |
询价 | ||
SAM |
21+ |
TSOP |
20000 |
全新原装 公司现货 价优 |
询价 | ||
SAMSUNG/三星 |
22+ |
TSOP66 |
12245 |
现货,原厂原装假一罚十! |
询价 | ||
SAM |
23+ |
TSOP |
90000 |
只做原厂渠道价格优势可提供技术支持 |
询价 | ||
- |
23+ |
NA |
13000 |
原厂授权一级代理,专业海外优势订货,价格优势、品种 |
询价 |