ISPLSI2064V数据表ic资料行情报价莱迪思-114ic电子网

首页 >ISPLSI2064V>规格书列表

型号	下载订购	功能描述	制造商上传企业	LOGO
ISPLSI2064V	文件：179.68 Kbytes Page：14 Pages	3.3V High Density Programmable Logic Description The ispLSI 2064V is a High Density Programmable Logic Device available in 64 and 32 I/O-pin versions. The device contains 64 Registers, four Dedicated Input pins, three Dedicated Clock Input pins, two dedicated Global OE input pins and a Global Routing Pool (GRP). The GRP provides com 文件：179.68 Kbytes 页数：14 Pages	LATTICE 莱迪思	LATTICE
ISPLSI2064V-100LJ44	文件：179.68 Kbytes Page：14 Pages	3.3V High Density Programmable Logic Description The ispLSI 2064V is a High Density Programmable Logic Device available in 64 and 32 I/O-pin versions. The device contains 64 Registers, four Dedicated Input pins, three Dedicated Clock Input pins, two dedicated Global OE input pins and a Global Routing Pool (GRP). The GRP provides com 文件：179.68 Kbytes 页数：14 Pages	LATTICE 莱迪思	LATTICE
ISPLSI2064V-100LJ44I	文件：179.68 Kbytes Page：14 Pages	3.3V High Density Programmable Logic Description The ispLSI 2064V is a High Density Programmable Logic Device available in 64 and 32 I/O-pin versions. The device contains 64 Registers, four Dedicated Input pins, three Dedicated Clock Input pins, two dedicated Global OE input pins and a Global Routing Pool (GRP). The GRP provides com 文件：179.68 Kbytes 页数：14 Pages	LATTICE 莱迪思	LATTICE
ISPLSI2064V-100LJ84	文件：179.68 Kbytes Page：14 Pages	3.3V High Density Programmable Logic Description The ispLSI 2064V is a High Density Programmable Logic Device available in 64 and 32 I/O-pin versions. The device contains 64 Registers, four Dedicated Input pins, three Dedicated Clock Input pins, two dedicated Global OE input pins and a Global Routing Pool (GRP). The GRP provides com 文件：179.68 Kbytes 页数：14 Pages	LATTICE 莱迪思	LATTICE
ISPLSI2064V-100LJ84I	文件：179.68 Kbytes Page：14 Pages	3.3V High Density Programmable Logic Description The ispLSI 2064V is a High Density Programmable Logic Device available in 64 and 32 I/O-pin versions. The device contains 64 Registers, four Dedicated Input pins, three Dedicated Clock Input pins, two dedicated Global OE input pins and a Global Routing Pool (GRP). The GRP provides com 文件：179.68 Kbytes 页数：14 Pages	LATTICE 莱迪思	LATTICE
ISPLSI2064V-100LT100	文件：179.68 Kbytes Page：14 Pages	3.3V High Density Programmable Logic Description The ispLSI 2064V is a High Density Programmable Logic Device available in 64 and 32 I/O-pin versions. The device contains 64 Registers, four Dedicated Input pins, three Dedicated Clock Input pins, two dedicated Global OE input pins and a Global Routing Pool (GRP). The GRP provides com 文件：179.68 Kbytes 页数：14 Pages	LATTICE 莱迪思	LATTICE
ISPLSI2064V-100LT100I	文件：179.68 Kbytes Page：14 Pages	3.3V High Density Programmable Logic Description The ispLSI 2064V is a High Density Programmable Logic Device available in 64 and 32 I/O-pin versions. The device contains 64 Registers, four Dedicated Input pins, three Dedicated Clock Input pins, two dedicated Global OE input pins and a Global Routing Pool (GRP). The GRP provides com 文件：179.68 Kbytes 页数：14 Pages	LATTICE 莱迪思	LATTICE
ISPLSI2064V-100LT44	文件：179.68 Kbytes Page：14 Pages	3.3V High Density Programmable Logic Description The ispLSI 2064V is a High Density Programmable Logic Device available in 64 and 32 I/O-pin versions. The device contains 64 Registers, four Dedicated Input pins, three Dedicated Clock Input pins, two dedicated Global OE input pins and a Global Routing Pool (GRP). The GRP provides com 文件：179.68 Kbytes 页数：14 Pages	LATTICE 莱迪思	LATTICE
ISPLSI2064V-100LT44I	文件：179.68 Kbytes Page：14 Pages	3.3V High Density Programmable Logic Description The ispLSI 2064V is a High Density Programmable Logic Device available in 64 and 32 I/O-pin versions. The device contains 64 Registers, four Dedicated Input pins, three Dedicated Clock Input pins, two dedicated Global OE input pins and a Global Routing Pool (GRP). The GRP provides com 文件：179.68 Kbytes 页数：14 Pages	LATTICE 莱迪思	LATTICE
ISPLSI2064V-60LJ44	文件：179.68 Kbytes Page：14 Pages	3.3V High Density Programmable Logic Description The ispLSI 2064V is a High Density Programmable Logic Device available in 64 and 32 I/O-pin versions. The device contains 64 Registers, four Dedicated Input pins, three Dedicated Clock Input pins, two dedicated Global OE input pins and a Global Routing Pool (GRP). The GRP provides com 文件：179.68 Kbytes 页数：14 Pages	LATTICE 莱迪思	LATTICE

详细参数

型号：
ISPLSI2064V
制造商：
LATTICE
制造商全称：
Lattice Semiconductor
功能描述：
3.3V High Density Programmable Logic

供应商	型号	品牌	批号	封装	库存	备注	价格
深圳市毅创腾电子科技有限公司	ispLSI2064V	Lattice	23+	PLCC44	2800	绝对全新原装!现货!特价!请放心订购!	询价
深圳市恒达亿科技有限公司	ispLSI2064V	Lattice	25+	PLCC44	4500	全新原装、诚信经营、公司现货销售	询价
深圳庞田科技有限公司	ISPLSI2064V	LATTICE	2023+环保现货	PLCC44	160	专注军工、汽车、医疗、工业等方案配套一站式服务	询价
深圳市宏捷佳电子科技有限公司	isplsi2064v	Lattice	2023+	PLCC44	50000	原装现货	询价
深圳市福田区绿盛电子商行	ISPLSI2064VE-200LT100	LATTICE	2015+	TQFP	19889	一级代理原装现货,特价热卖!	询价
深圳市勤思达科技有限公司	ISPLSI2064VE-100LT44	LATTICE	1215+	QFP44	150000	全新原装,绝对正品,公司大量现货供应.	询价
深圳市粤科源兴科技有限公司	ISPLSI2064VE-100LTN100	LATTICE	07+	QFP	312		询价
深圳市一线半导体有限公司	ISPLSI2064VE-135LT100	LATT	24+		180		询价
深圳市利加科技有限公司	ISPLSI2064VE-100LT44	LATTICE	16+	TQFP	8000	原装现货请来电咨询	询价
深圳市恒创达实业有限公司	ispLSI2064VE-135LT100I	Lattice	17+		6200	100%原装正品现货	询价

更多ISPLSI2064V供应商更新时间2026-1-23 16:31:00

客户服务网站合作

Tel：0755 8246 9263
Email：kf＠114ic.com
投诉建议：kf@114ic.com

Copyright © 2003-2026 114ic.com All Rights Reserved 粤ICP备05011613号粤公网安备 44030402000933号