High-Density Programmable Logic

Description The ispLSI and pLSI 1032E are High Density Programmable Logic Devices containing 192 Registers, 64 Universal I/O pins, eight Dedicated Input pins, four Dedicated Clock Input pins and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements

文件：212.88 Kbytes 页数：16 Pages

Lattice

莱迪思

High-Density Programmable Logic

文件：301.86 Kbytes 页数：17 Pages

Lattice

莱迪思

High-Density Programmable Logic

Description The ispLSI and pLSI 1032E are High Density Programmable Logic Devices containing 192 Registers, 64 Universal I/O pins, eight Dedicated Input pins, four Dedicated Clock Input pins and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements

文件：212.88 Kbytes 页数：16 Pages

Lattice

莱迪思

In-System Programmable High Density PLD

Description The ispLSI and pLSI 1032E are High Density Programmable Logic Devices containing 192 Registers, 64 Universal I/O pins, eight Dedicated Input pins, four Dedicated Clock Input pins and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements

文件：164.7 Kbytes 页数：16 Pages

Lattice

莱迪思

High-Density Programmable Logic

文件：301.86 Kbytes 页数：17 Pages

Lattice

莱迪思