首页>ISP1161ABD>规格书详情
ISP1161ABD中文资料飞利浦数据手册PDF规格书
ISP1161ABD规格书详情
General description
The ISP1161A is a single-chip Universal Serial Bus (USB) Host Controller (HC) and Device Controller (DC). The Host Controller portion of the ISP1161A complies with Universal Serial Bus Specification Rev. 2.0, supporting data rates at full-speed (12 Mbit/s) and low-speed (1.5 Mbit/s). The Device Controller portion of the ISP1161A also complies withUniversal Serial Bus Specification Rev. 2.0, supporting data rates at full-speed (12 Mbit/s). These two USB controllers, the HC and the DC, share the same microprocessor bus interface. They have the same data bus, but different I/O locations.
特性 Features
■Complies withUniversal Serial Bus Specification Rev. 2.0
■The Host Controller portion of the ISP1161A supports data transfer at full-speed (12 Mbit/s) and low-speed (1.5 Mbit/s); the Device Controller portion of the ISP1161A supports data transfer at full-speed (12 Mbit/s)
■Combines the HC and the DC in a single chip
■On-chip DC complies with most USB device class specifications
■Both the HC and the DC can be accessed by an external microprocessor via separate I/O port addresses
■Selectable one or two downstream ports for the HC and one upstream port for the DC
■High-speed parallel interface to most of the generic microprocessors and Reduced Instruction Set Computer (RISC) processors such as:
◆Hitachi® SuperH™ SH-3 and SH-4
◆MIPS-based™ RISC
◆ARM7™, ARM9™, StrongARM®
■Maximum 15 Mbyte/s data transfer rate between the microprocessor and the HC, 11.1 Mbyte/s data transfer rate between the microprocessor and the DC
■Supports single-cycle and burst mode DMA operations
■Up to 14 programmable USB endpoints with 2 fixed control IN/OUT endpoints for the DC
■Built-in separate FIFO buffer RAM for the HC (4 kbytes) and DC (2462 bytes)
■Endpoints with double buffering to increase throughput and ease real-time data transfer for both DC transfers and HC isochronous (ISO) transactions
■6 MHz crystal oscillator with integrated PLL for low EMI
■Controllable LazyClock (100 kHz±50 ) output during ‘suspend’
■Clock output with programmable frequency (3 MHz to 48 MHz)
■Software controlled connection to the USB bus (SoftConnect™) on upstream port for the DC
■Good USB connection indicator that blinks with traffic (GoodLink™) for the DC
■Software selectable internal 15 kΩpull-down resistors for HC downstream ports
■Dedicated pins for suspend sensing output and wake-up control input for flexible applications
■Global hardware reset input pin and separate internal software reset circuits for HC and DC
■Operation from a 5 V or a 3.3 V power supply
■Operating temperature range−40°Cto+85°C
■Available in two LQFP64 packages (SOT314-2 and SOT414-1).
Applications
■Personal Digital Assistant (PDA)
■Digital camera
■Third-generation (3-G) phone
■Set-Top Box (STB)
■Information Appliance (IA)
■Photo printer
■MP3 jukebox
■Game console.
产品属性
- 型号:
ISP1161ABD
- 功能描述:
IC USB HOST/DEVICE CTRLR 64-LQFP
- RoHS:
是
- 类别:
集成电路(IC) >> 接口 - 控制器
- 系列:
-
- 标准包装:
4,900
- 控制器类型:
USB 2.0 控制器
- 接口:
串行
- 电源电压:
3 V ~ 3.6 V 电流 -
- 电源:
135mA
- 工作温度:
0°C ~ 70°C
- 安装类型:
表面贴装
- 封装/外壳:
36-VFQFN 裸露焊盘
- 供应商设备封装:
36-QFN(6x6)
- 包装:
*
- 其它名称:
Q6396337A
供应商 | 型号 | 品牌 | 批号 | 封装 | 库存 | 备注 | 价格 |
---|---|---|---|---|---|---|---|
PHI |
2402+ |
TQFP64 |
8324 |
原装正品!实单价优! |
询价 | ||
PHI |
23+ |
原厂封装 |
90000 |
一定原装深圳现货 |
询价 | ||
恩XP |
24+ |
QFP64 |
9600 |
原装现货,优势供应,支持实单! |
询价 | ||
恩XP |
21+ |
QFP64 |
12588 |
原装正品,自己库存 假一罚十 |
询价 | ||
恩XP |
24+ |
QFP64 |
80000 |
只做自己库存 全新原装进口正品假一赔百 可开13%增 |
询价 | ||
PHI |
23+ |
QFP |
10000 |
原厂授权一级代理,专业海外优势订货,价格优势、品种 |
询价 | ||
恩XP |
25+ |
LQFP64 |
3000 |
优势型号,长期有货,放心查询! |
询价 | ||
PHI |
2447 |
QFP64 |
100500 |
一级代理专营品牌!原装正品,优势现货,长期排单到货 |
询价 | ||
23+ |
QFP64 |
35484 |
##公司主营品牌长期供应100%原装现货可含税提供技术 |
询价 | |||
PHI |
23+ |
QFP |
50000 |
全新原装正品现货,支持订货 |
询价 |