ISL33001中文资料I2C Bus Buffer with Rise Time Accelerators and Hot Swap Capability数据手册Renesas规格书

描述 Description

The ISL33001 two-channel bus buffer provides the buffering necessary to extend the bus capacitance beyond the 400pF maximum specified by the I2C specification. In addition, the ISL33001 features rise time accelerator circuitry to reduce power consumption from passive bus pull-up resistors and improve data-rate performance. The device also includes hot-swap circuitry to prevent corruption of the data and clock lines when I2C devices are plugged into a live backplane. The ISL33001 operates at supply voltages from +2.3V to +5.5V at a temperature range of -40 °C to +85 °C.

特性 Features

• two-channel I2C compatible bidirectional buffer
• +2.3VDC to +5.5VDC supply range
• 400kHz operation
• Bus capacitance buffering
• Rise time accelerators
• Hot swapping capability
• ±6kV Class 3 HBM ESD protection on all pins
• ±12kV HBM ESD protection on SDA/SCL pins
• Enable pin
• READY logic pin
• Pb-free (RoHS Compliant) 8 Ld SOIC, 8 Ld TDFN (3mm x 3mm) and 8 Ld MSOP packages
• Low quiescent current: 2.1mA typ
• Low shutdown current: 0.5µA typ

应用 Application

• I2C bus extender and capacitance buffering
• Server racks for telecom, datacom and computer servers
• Desktop computers
• Hot-swap board insertion and bus isolation