1M x 36, 2M x 18 36Mb, FLOW THROUGH NO WAIT STATE BUS SRAM

FEATURES • 100 percent bus utilization • No wait cycles between Read and Write • Internal self-timed write cycle • Individual Byte Write Control • Single Read/Write control pin • Clock controlled, registered address, data and control • Interleaved or linear burst sequence control using MO

文件：4.37553 Mbytes 页数：37 Pages

ISSI

矽成半导体

1M x 36, 2M x 18 36Mb, FLOW THROUGH NO WAIT STATE BUS SRAM

FEATURES • 100 percent bus utilization • No wait cycles between Read and Write • Internal self-timed write cycle • Individual Byte Write Control • Single Read/Write control pin • Clock controlled, registered address, data and control • Interleaved or linear burst sequence control using MO

文件：4.37553 Mbytes 页数：37 Pages

ISSI

矽成半导体

1M x 36, 2M x 18 36Mb, FLOW THROUGH NO WAIT STATE BUS SRAM

FEATURES • 100 percent bus utilization • No wait cycles between Read and Write • Internal self-timed write cycle • Individual Byte Write Control • Single Read/Write control pin • Clock controlled, registered address, data and control • Interleaved or linear burst sequence control using MO

文件：4.37553 Mbytes 页数：37 Pages

ISSI

矽成半导体

1M x 36, 2M x 18 36Mb, FLOW THROUGH NO WAIT STATE BUS SRAM

FEATURES • 100 percent bus utilization • No wait cycles between Read and Write • Internal self-timed write cycle • Individual Byte Write Control • Single Read/Write control pin • Clock controlled, registered address, data and control • Interleaved or linear burst sequence control using MO

文件：4.37553 Mbytes 页数：37 Pages

ISSI

矽成半导体

1M x 36, 2M x 18 36Mb, FLOW THROUGH NO WAIT STATE BUS SRAM

FEATURES • 100 percent bus utilization • No wait cycles between Read and Write • Internal self-timed write cycle • Individual Byte Write Control • Single Read/Write control pin • Clock controlled, registered address, data and control • Interleaved or linear burst sequence control using MO

文件：4.37553 Mbytes 页数：37 Pages

ISSI

矽成半导体

1M x 36, 2M x 18 36Mb, FLOW THROUGH NO WAIT STATE BUS SRAM

FEATURES • 100 percent bus utilization • No wait cycles between Read and Write • Internal self-timed write cycle • Individual Byte Write Control • Single Read/Write control pin • Clock controlled, registered address, data and control • Interleaved or linear burst sequence control using MO

文件：4.37553 Mbytes 页数：37 Pages

ISSI

矽成半导体

1M x 36, 2M x 18 36Mb, FLOW THROUGH NO WAIT STATE BUS SRAM

FEATURES • 100 percent bus utilization • No wait cycles between Read and Write • Internal self-timed write cycle • Individual Byte Write Control • Single Read/Write control pin • Clock controlled, registered address, data and control • Interleaved or linear burst sequence control using MO

文件：4.37553 Mbytes 页数：37 Pages

ISSI

矽成半导体