IS61NVVP409618B-166B2L中文资料矽成半导体数据手册PDF规格书

厂商型号	IS61NVVP409618B-166B2L
功能描述	2M x 36 and 4M x 18 72Mb, PIPELINE NO WAIT STATE BUS SRAM
文件大小	1.48776 Mbytes
页面数量	39 页
生产厂商	ISSI
中文名称	矽成半导体
网址	网址
数据手册	下载地址一下载地址二
更新时间	2025-12-19 16:22:00
人工找货	IS61NVVP409618B-166B2L价格和库存，欢迎联系客服免费人工找货

FEATURES

• 100 percent bus utilization

• No wait cycles between Read and Write

• Internal self-timed write cycle

• Individual Byte Write Control

• Single R/W (Read/Write) control pin

• Clock controlled, registered address,

data and control

• Interleaved or linear burst sequence control using

MODE input

• Three chip enables for simple depth expansion

and address pipelining

• Power Down mode

• Common data inputs and data outputs

• CKE pin to enable clock and suspend operation

• JEDEC 100-pin TQFP, 165-ball PBGA and 119-

ball PBGA packages

• Power supply:

NLP: Vdd 3.3V (± 5%), Vddq 3.3V/2.5V (± 5%)

NVP: Vdd 2.5V (± 5%), Vddq 2.5V (± 5%)

NVVP: Vdd 1.8V (± 5%), Vddq 1.8V (± 5%)

• JTAG Boundary Scan for PBGA packages

• Industrial temperature available

• Lead-free available