首页>IS61NF51218>规格书详情

IS61NF51218中文资料北京矽成数据手册PDF规格书

IS61NF51218
厂商型号

IS61NF51218

功能描述

SRAM

文件大小

155.61 Kbytes

页面数量

20

生产厂商 Integrated Silicon Solution Inc
企业简称

ISSI北京矽成

中文名称

北京矽成半导体有限公司官网

原厂标识
ISSI
数据手册

下载地址一下载地址二

更新时间

2025-8-4 16:46:00

人工找货

IS61NF51218价格和库存,欢迎联系客服免费人工找货

IS61NF51218规格书详情

DESCRIPTION

The 8 Meg NF product family feature high-speed, low-power synchronous static RAMs designed to provide a burstable, high-performance, no wait state, device for network and communications customers. They are organized as 262,144 words by 32 bits, 262,144 words by 36 bits and 524,288 words by 18 bits, fabricated with ISSIs advanced CMOS technology.

Incorporating a no wait state feature, wait cycles are eliminated when the bus switches from read to write, or write to read. This device integrates a 2-bit burst counter, high-speed SRAM core, and high-drive capability outputs into a single monolithic circuit. All synchronous inputs pass through registers are controlled by a positive-edge-triggered single clock input. Operations may be suspended and all synchronous inputs ignored when Clock Enable, CKE is HIGH. In this state the internal device will hold their previous values.

All Read, Write and Deselect cycles are initiated by the ADV input. When the ADV is HIGH the internal burst counter is incremented. New external addresses can be loaded when ADV is LOW.

Write cycles are internally self-timed and are initiated by the rising edge of the clock inputs and when WE is LOW. Separate byte enables allow individual bytes to be written.

A burst mode pin (MODE) defines the order of the burst sequence. When tied HIGH, the interleaved burst sequence is selected. When tied LOW, the linear burst sequence is selected.

FEATURES

• 100 percent bus utilization

• No wait cycles between Read and Write

• Internal self-timed write cycle

• Individual Byte Write Control

• Single R/W (Read/Write) control pin

• Clock controlled, registered address, data and control

• Interleaved or linear burst sequence control using MODE input

• Three chip enables for simple depth expansion and address pipelining for TQFP

• Power Down mode

• Common data inputs and data outputs

• CKE pin to enable clock and suspend operation

• JEDEC 100-pin TQFP, 119 PBGA package

• Single +3.3V power supply (± 5)

• NF Version: 3.3V I/O Supply Voltage

• NLF Version: 2.5V I/O Supply Voltage

• Industrial temperature available

供应商 型号 品牌 批号 封装 库存 备注 价格
ISSI Integrated Silicon Solut
25+
165-TBGA
9350
独立分销商 公司只做原装 诚心经营 免费试样正品保证
询价
ISSI
23+
100-TQFP(14x20)
71890
专业分销产品!原装正品!价格优势!
询价
ISSI
24+
BGA
4500
原装正品!公司现货!欢迎来电!
询价
ISSI
22+
TQFP
5000
全新原装现货!自家库存!
询价
ISSI
新年份
BGA
3500
绝对全新原装现货,欢迎来电查询
询价
ISSI
25+
TQFP-100
16000
原装优势绝对有货
询价
ISSI, Integrated Silicon Solut
21+
BGA
1000
进口原装!长期供应!绝对优势价格(诚信经营
询价
ISSI Integrated Silicon Soluti
22+
100TQFP (14x20)
9000
原厂渠道,现货配单
询价
ISSI
24+
BGA
65200
一级代理/放心采购
询价
ISSI/芯成
22+
BGA
17700
原装正品
询价