IS61LF102436B-6.5B3中文资料矽成半导体数据手册PDF规格书

FEATURES

• Internal self-timed write cycle

• Individual Byte Write Control and Global Write

• Clock controlled, registered address, data and

control

• Burst sequence control using MODE input

• Three chip enable option for simple depth expansion

and address pipelining

• Common data inputs and data outputs

• Auto Power-down during deselect

• Single cycle deselect

• Snooze MODE for reduced-power standby

• JTAG Boundary Scan for PBGA package

• Power Supply

LF: Vdd 3.3V (+ 5%), Vddq 3.3V/2.5V (+ 5%)

VF: Vdd 2.5V (+ 5%), Vddq 2.5V (+ 5%)

VVF: Vdd 1.8V (+ 5%), Vddq 1.8V (+ 5%)

• JEDEC 100-Pin TQFP, 119-pin PBGA, and 165-

pin PBGA packages

• Lead-free available