IDTCV110JP数据手册市场行情瑞萨IDT-114ic电子网

首页 >IDTCV110JP>规格书列表

型号	下载订购	功能描述	制造商上传企业	LOGO
IDTCV110JP	文件：76.38 Kbytes Page：16 Pages	PROGRAMMABLE FLEXPC CLOCK FOR P4 PROCESSOR DESCRIPTION: IDTCV110J is a 56 pin clock device. The CPU output buffer is designed to support up to 400MHz processor. This chip has three PLLs inside for CPU/SRC/PCI, SATA, and 48MHz/DOT96 IO clocks. One dedicated PLL for Serial ATA clock provides high accuracy frequency. This device also impleme 文件：76.38 Kbytes 页数：16 Pages	IDT	IDT
IDTCV110JPV	文件：76.38 Kbytes Page：16 Pages	PROGRAMMABLE FLEXPC CLOCK FOR P4 PROCESSOR DESCRIPTION: IDTCV110J is a 56 pin clock device. The CPU output buffer is designed to support up to 400MHz processor. This chip has three PLLs inside for CPU/SRC/PCI, SATA, and 48MHz/DOT96 IO clocks. One dedicated PLL for Serial ATA clock provides high accuracy frequency. This device also impleme 文件：76.38 Kbytes 页数：16 Pages	IDT	IDT
IDTCV110JPVG	文件：76.38 Kbytes Page：16 Pages	PROGRAMMABLE FLEXPC CLOCK FOR P4 PROCESSOR DESCRIPTION: IDTCV110J is a 56 pin clock device. The CPU output buffer is designed to support up to 400MHz processor. This chip has three PLLs inside for CPU/SRC/PCI, SATA, and 48MHz/DOT96 IO clocks. One dedicated PLL for Serial ATA clock provides high accuracy frequency. This device also impleme 文件：76.38 Kbytes 页数：16 Pages	IDT	IDT
IDTCV110JP	文件：300 bytes Page：1 Pages	PROGRAMMABLE FLEXPC CLOCK FOR P4 PROCESSOR	Renesas 瑞萨	Renesas

更多IDTCV110JP供应商更新时间2026-1-24 16:30:00