12:1, Differential-to-3.3V, 2.5V LVPECL Clock/Data Multiplexer

Features • High speed 12:1 differential multiplexer • One differential 3.3V or 2.5V LVPECL output • Twelve selectable differential clock or data inputs • CLKx, nCLKx pairs can accept the following differential input levels: LVPECL, LVDS, CML • Maximum output frequency: 3.2GHz • Translates a

文件：1.030609 Mbytes 页数：21 Pages

RENESAS

瑞萨

Maximum output frequency

文件：476.54 Kbytes 页数：22 Pages

IDT

12:1, Different ial-to-3.3V, 2.5V LVPECL Clock/Data Mult iplexer

文件：495.39 Kbytes 页数：20 Pages

IDT

12:1, Different ial-to-3.3V, 2.5V LVPECL Clock/Data Mult iplexer

文件：495.39 Kbytes 页数：20 Pages

IDT