PECL Clock Synthesizer

Description The ICS507-01 and ICS507-02 are inexpensive ways to generate a low jitter 155.52 MHz (or other high speed) differential PECL clock output from a low frequency crystal input. Using Phase-Locked-Loop (PLL) techniques, the devices use a standard fundamental mode crystal to produce out

文件：49.61 Kbytes 页数：5 Pages

ICST

PECL Clock Synthesizer

Renesas

瑞萨

CURRENT REGULATING DIODES

FEATURES SECOND SOURCE FOR SILICONIX J500 SERIES WIDE CURRENT RANGE 0.192 to 5.6mA BIASING NOT REQUIRED VGS = 0V

文件：223.53 Kbytes 页数：2 Pages

LINEAR

Current Regulator Diodes

DESCRIPTION The J500 series is a family of ±20 range current regulators designed for demanding applications in test equipment and instrumentation. These devices utilize the JFET techniques to produce a single two-leaded device which is extremely simple to operate. FEATURES ● Two-Lead PlasticP

文件：31.09 Kbytes 页数：4 Pages

VISHAYVishay Siliconix

威世威世科技公司

Linear Systems replaces discontinued Siliconix J507

文件：535.04 Kbytes 页数：1 Pages

MICROSS