Dual D-type flip-flop

DESCRIPTION The 74F74 is a dual positive edge-triggered D-type flip-flop featuring individual data, clock, set, and reset inputs; also true and complementary outputs. Set (SD) and reset (RD) are asynchronous active low inputs and operate independently of the clock input. When set and reset are in

文件：80.55 Kbytes 页数：8 Pages

PHI

飞利浦

Dual D-type flip-flop

恩XP

恩智浦

Dual D-type flip-flop

DESCRIPTION The 74F74 is a dual positive edge-triggered D-type flip-flop featuring individual data, clock, set, and reset inputs; also true and complementary outputs. Set (SD) and reset (RD) are asynchronous active low inputs and operate independently of the clock input. When set and reset are in

文件：80.55 Kbytes 页数：8 Pages

PHI

飞利浦

Dual D-type flip-flop

DESCRIPTION The 74F74 is a dual positive edge-triggered D-type flip-flop featuring individual data, clock, set, and reset inputs; also true and complementary outputs. Set (SD) and reset (RD) are asynchronous active low inputs and operate independently of the clock input. When set and reset are in

文件：80.55 Kbytes 页数：8 Pages

PHI

飞利浦

Dual D-type flip-flop

FEATURE • Industrial temperature range available (–40°C to +85°C) DESCRIPTION The 74F74 is a dual positive edge-triggered D-type flip-flop featuring individual data, clock, set, and reset inputs; also true and complementary outputs. Set (SD) and reset (RD) are asynchronous active low inputs

文件：209.49 Kbytes 页数：9 Pages

NEXPERIANexperia B.V. All rights reserved

安世安世半导体(中国)有限公司