64-stage static shift register

DESCRIPTION The HEF4031B is an edge-triggered 64-stage static shift register with two serial data inputs (DA, DB), a data select input A/B, a clock input (CP), a buffered clock output (CO), and buffered outputs from the 64th bit position (O63, O63). The output O63 is capable of driving one TTL lo

文件：76.29 Kbytes 页数：7 Pages

PHI

飞利浦

Humidity Sensors

文件：236.9 Kbytes 页数：8 Pages

Honeywell

霍尼韦尔

Switch boost type lithium battery charge management chip

文件：2.6578 Mbytes 页数：7 Pages

HMSEMI

华之美半导体

Self-Calibrating 12-Bit Plus Sign Serial I/O A/D Converters with MUX and Sample/Hold

文件：1.16349 Mbytes 页数：41 Pages

NSC

国半