7-stage binary counter

DESCRIPTION The HEF4024B is a 7-stage binary ripple counter with a clock input (CP), and overriding asynchronous master reset input (MR) and seven fully buffered parallel outputs (O0 to O6). The counter advances on the HIGH to LOW transition of CP. A HIGH on MR clears all counter stages and force

文件：42.52 Kbytes 页数：5 Pages

PHI

飞利浦

Outdoor Armored Loose Tube Cable

文件：240.25 Kbytes 页数：1 Pages

HUBBELL

HUBBELL INCORPORATED

IC Reference Design Transformers

文件：96.18 Kbytes 页数：2 Pages

ICE

7 Stage Ripple-Carry Binary Counter/Divider

7 Stage Ripple-Carry Binary Counter/Divider High-Voltage Silicon-Gate CMOS The IW4024B is ripple-carry binary counter. All counter stages are master-slave flip-flops. The state of a counter advances one count on the negative transition of each input pulse; a high level on the RESET line resets t

文件：318.87 Kbytes 页数：7 Pages

ETC1List of Unclassifed Manufacturers

etc未分类制造商未分类制造商