8-Bit Parallel-Out Serial-in Shift Register

8-Bit Parallel-Out Serial-in Shift Register This 8-bit shift register features gated serial inputs and an asynchronous clear. The gated serial inputs (A and B) permit complete control over incoming data as a low at either (or both) input(s) inhibits entry of the new data and resets the first

文件：91.21 Kbytes 页数：9 Pages

RENESAS

瑞萨

8-Bit Parallel-Out Serial-in Shift Register

8-Bit Parallel-Out Serial-in Shift Register This 8-bit shift register features gated serial inputs and an asynchronous clear. The gated serial inputs (A and B) permit complete control over incoming data as a low at either (or both) input(s) inhibits entry of the new data and resets the first

文件：91.21 Kbytes 页数：9 Pages

RENESAS

瑞萨

Parallel-Load 8-bit Shift Register

● Quadrupie 2-Input Positive NAND Gates ● Quadruple 2-Input Positive NAND Gates (with Open Collector Output) (Continue....)

文件：101.47 Kbytes 页数：8 Pages

HITACHIHitachi Semiconductor

日立日立公司

Parallel-Load 8-bit Shift Register

● Quadrupie 2-Input Positive NAND Gates ● Quadruple 2-Input Positive NAND Gates (with Open Collector Output) (Continue....)

文件：101.47 Kbytes 页数：8 Pages

HITACHIHitachi Semiconductor

日立日立公司

Parallel-Load 8-bit Shift Register

Features • Ordering Information

文件：213.93 Kbytes 页数：10 Pages

RENESAS

瑞萨

Parallel-Load 8-bit Shift Register

Features • Ordering Information

文件：213.93 Kbytes 页数：10 Pages

RENESAS

瑞萨

Parallel-Load 8-bit Shift Register

Features • Ordering Information

文件：213.93 Kbytes 页数：10 Pages

RENESAS

瑞萨

8-bit Shift Registers

8-bit Shift Register

文件：91.18 Kbytes 页数：7 Pages

HITACHIHitachi Semiconductor

日立日立公司

8-bit Shift Register

8-bit Shift Register The inputs are buffered to lower the drive requirements to one series 74 or 74LS standard load, respectively. Input clamping diodes minimize switching transients and simplify system design. This parallel in or serial-in, serial-out shift register has a complexity of 77 equiva

文件：101.81 Kbytes 页数：8 Pages

RENESAS

瑞萨

8-bit Shift Register

8-bit Shift Register The inputs are buffered to lower the drive requirements to one series 74 or 74LS standard load, respectively. Input clamping diodes minimize switching transients and simplify system design. This parallel in or serial-in, serial-out shift register has a complexity of 77 equiva

文件：101.81 Kbytes 页数：8 Pages

RENESAS

瑞萨