首页>HD74HCT573TELL>规格书详情
HD74HCT573TELL中文资料PDF规格书
HD74HCT573TELL规格书详情
Description
When the latch enable (LE) input is high, the Q outputs of HD74HCT563 will follow the inversion of the D inputs and the Q outputs of HD74HCT573 will follow the D inputs. When the latch enable goes low, data at the D inputs will be retained at the outputs until latch enable returns high again. When a high logic level is applied to the output control input, all outputs go to a high impedance state, regardless of what signals are present at the other inputs and the state of the storage elements.
Features
• LSTTL Output Logic Level Compatibility as well as CMOS Output Compatibility
• High Speed Operation: tpd (Data to Q, Q) = 13 ns typ (CL = 50 pF)
• High Output Current: Fanout of 15 LSTTL Loads
• Wide Operating Voltage: VCC = 4.5 to 5.5 V
• Low Input Current: 1 µA max
• Low Quiescent Supply Current: ICC (static) = 4 µA max (Ta = 25°C)
供应商 | 型号 | 品牌 | 批号 | 封装 | 库存 | 备注 | 价格 |
---|---|---|---|---|---|---|---|
HIT |
23+ |
SOP |
3200 |
全新原装、诚信经营、公司现货销售 |
询价 | ||
RENESAS |
23+ |
SOP |
58884 |
##公司主营品牌长期供应100%原装现货可含税提供技术 |
询价 | ||
HITACHI/日立 |
22+ |
DIP20 |
12245 |
现货,原厂原装假一罚十! |
询价 | ||
HITACHI/日立 |
23+ |
NA/ |
3265 |
原装现货,当天可交货,原型号开票 |
询价 | ||
HITACHI |
22+ |
DIP20 |
9600 |
原装现货,优势供应,支持实单! |
询价 | ||
HITACHI |
23+ |
DIP20 |
90000 |
只做原厂渠道价格优势可提供技术支持 |
询价 | ||
HIT |
2023+ |
SOP20 |
4165 |
全新原厂原装产品、公司现货销售 |
询价 | ||
RENESAS |
21+ |
SOP |
35200 |
一级代理/放心采购 |
询价 | ||
HITACHI/日立 |
21+ |
DIP20 |
1709 |
询价 | |||
HITACHI/日立 |
24+ |
DIP |
860000 |
明嘉莱只做原装正品现货 |
询价 |