首页>HD74HCT533RPEL>规格书详情
HD74HCT533RPEL中文资料PDF规格书
HD74HCT533RPEL规格书详情
Description
When the latch enable input is high, the Q outputs of HD74HCT373 will follow the D inputs and the Q outputs of HD74HCT533 will follow the inversion of the D inputs. When the latch enable goes low, data at the D inputs will be retained at the outputs until latch enable returns high again. When a high logic level is applied to the output control input, all outputs go to a high impedance state, regardless of what signals present at the other inputs and the state of the storage elements.
Features
• LSTTL Output Logic Level Compatibility as well as CMOS Output Compatibility
• High Speed Operation: tpd (Data to Q) = 14 ns typ (CL = 50 pF)
• High Output Current: Fanout of 15 LSTTL Loads
• Wide Operating Voltage: VCC = 4.5 to 5.5 V
• Low Input Current: 1 µA max
• Low Quiescent Supply Current: ICC (static) = 4 µA max (Ta = 25°C)
供应商 | 型号 | 品牌 | 批号 | 封装 | 库存 | 备注 | 价格 |
---|---|---|---|---|---|---|---|
RENESAS/瑞萨 |
16+ |
SOP20 |
1058 |
一级代理,专注军工、汽车、医疗、工业、新能源、电力 |
询价 | ||
RENESAS/瑞萨 |
21+ |
SOP5.2 |
6000 |
全新原装 公司现货 |
询价 | ||
RENESAS/瑞萨 |
24+ |
SOP5.2 |
880000 |
明嘉莱只做原装正品现货 |
询价 | ||
RENESAS/瑞萨 |
21+ |
SOP5.2 |
1416 |
询价 | |||
RENESAS/瑞萨 |
23+ |
SOP5.2 |
90000 |
只做原厂渠道价格优势可提供技术支持 |
询价 | ||
HIT |
01+ |
SOP |
6000 |
绝对原装自己现货 |
询价 | ||
HIT |
23+ |
FBGA84 |
18000 |
询价 | |||
HIT |
01+ |
SOP |
22 |
原装现货海量库存欢迎咨询 |
询价 | ||
SOP |
2000 |
询价 | |||||
RENESAS/瑞萨 |
22+ |
SOP5.2 |
50000 |
只做原装正品,假一罚十,欢迎咨询 |
询价 |