Dual J-K Flip-Flops (with Preset and Clear)

Description Each flip-flop has independent J, K, preset, clear and clock inputs and Q and Q outputs. This device is edge sensitive to the clock input and changes state on the positive going transition of the clock pulse. Clear and preset are independent of the clock and accomplished by a low lo

文件：111.16 Kbytes 页数：8 Pages

RENESAS

瑞萨

Dual J-K Flip-Flop with Set and Reset High-Performance Silicon-Gate CMOS

The IN74HC109A is identical in pinout to the LS/ALS109. The device inputs are compatible with standard CMOS outputs, with pullup resistors, they are compatible with LS/ALSTTL outputs. This device consists of two J-K flip-flops with individual set, reset, and clock inputs. Changes at the inputs ar

文件：230.64 Kbytes 页数：6 Pages

IKSEMICON

Dual J-K Flip-Flop with Set and Reset High-Performance Silicon-Gate CMOS

The IN74HC109A is identical in pinout to the LS/ALS109. The device inputs are compatible with standard CMOS outputs, with pullup resistors, they are compatible with LS/ALSTTL outputs. This device consists of two J-K flip-flops with individual set, reset, and clock inputs. Changes at the inputs ar

文件：230.64 Kbytes 页数：6 Pages

IKSEMICON

Dual J-K Flip-Flop with Set and Reset High-Performance Silicon-Gate CMOS

The IN74HC109A is identical in pinout to the LS/ALS109. The device inputs are compatible with standard CMOS outputs, with pullup resistors, they are compatible with LS/ALSTTL outputs. This device consists of two J-K flip-flops with individual set, reset, and clock inputs. Changes at the inputs ar

文件：230.64 Kbytes 页数：6 Pages

IKSEMICON