H5TQ2G83CFR-XXC中文资料海力士数据手册PDF规格书

Description

The H5TQ2G43CFR-xxC, H5TQ2G83CFR-xxC are a 2,147,483,648-bit CMOS Double Data Rate III (DDR3) Synchronous DRAM, ideally suited for the main memory applications which requires large memory density and high bandwidth. SK hynix 2Gb DDR3 SDRAMs offer fully synchronous operations referenced to both rising and falling edges of the clock. While all addresses and control inputs are latched on the rising edges of the CK (falling edges of the CK), Data, Data strobes and Write data masks inputs are sampled on both rising and falling edges of it. The data paths are internally pipelined and 8-bit prefetched to achieve very high bandwidth.

FEATURES

• VDD=VDDQ=1.5V +/- 0.075V

• Fully differential clock inputs (CK, CK) operation

• Differential Data Strobe (DQS, DQS)

• On chip DLL align DQ, DQS and DQS transition with CK 

transition

• DM masks write data-in at the both rising and falling 

edges of the data strobe

• All addresses and control inputs except data, 

data strobes and data masks latched on the 

rising edges of the clock

• Programmable CAS latency 5, 6, 7, 8, 9, 10, 11, 12, 13

and 14 supported

• Programmable additive latency 0, CL-1, and CL-2 

supported

• Programmable CAS Write latency (CWL) = 5, 6, 7, 8, 9, 10

• Programmable burst length 4/8 with both nibble 

sequential and interleave mode

• BL switch on the fly

• 8banks

• Average Refresh Cycle (Tcase of0 oC~ 95oC)

- 7.8 µs at 0oC ~ 85 oC

- 3.9 µs at 85oC ~ 95 oC

• JEDEC standard 78ball FBGA(x4/x8)

• Driver strength selected by EMRS

• Dynamic On Die Termination supported

• Asynchronous RESET pin supported

• ZQ calibration supported

• TDQS (Termination Data Strobe) supported (x8 only)

• Write Levelization supported

• 8 bit pre-fetch

• This product in compliance with the RoHS directive.