Low Voltage, Zero Power E2CMOS PLD Generic Array Logic™

Description\nThe GAL16LV8ZD, at 100 µA standby current and 15ns propagation delay provides the highest speed low-voltage PLD available in the market. The GAL16LV8ZD is manufactured using Lattice Semiconductor's advanced 3.3V E2CMOS process, which combines CMOS with Electrically Erasable (E2) floatin • 3.3V LOW VOLTAGE, ZERO POWER OPERATION\n   — JEDEC Compatible 3.3V Interface Standard\n   — Interfaces with Standard 5V TTL Devices\n   — 50µA Typical Standby Current (100µA Max.)\n   — 45mA Typical Active Current (55mA Max.)\n   — Dedicated Power-down Pin\n• HIGH PERFORMANCE E2CMOS TECHNOLOGY\n  ;

Lattice

莱迪思

Low Voltage, Zero Power E2CMOS PLD Generic Array Logic

文件：270.4 Kbytes 页数：18 Pages

LATTICE

莱迪思

High- Performance EE PLD

文件：215.12 Kbytes 页数：10 Pages

ATMEL

爱特梅尔

Highperformance EE PLD

文件：223.53 Kbytes 页数：15 Pages

ATMEL

爱特梅尔

Low Voltage E2CMOS PLD Generic Array Logic?

文件：282.63 Kbytes 页数：22 Pages

LATTICE

莱迪思