4M x 32 DDR SDRAM

Overview The EM6A9320 DDR SDRAM is a high-speed CMOS double data rate synchronous DRAM containing 128 Mbits. It is internally configured as a quad 1M x 32 DRAM with a synchronous interface (all signals are registered on the positive edge of the clock signal, CK). Features • Fast clock rate

文件：610.12 Kbytes 页数：16 Pages

Etron

钰创科技

4M x 32 DDR SDRAM

文件：363.24 Kbytes 页数：17 Pages

Etron

钰创科技

4M x 32 DDR SDRAM

Overview The EM6A9320 DDR SDRAM is a high-speed CMOS double data rate synchronous DRAM containing 128 Mbits. It is internally configured as a quad 1M x 32 DRAM with a synchronous interface (all signals are registered on the positive edge of the clock signal, CK). Data outputs occur at both rising

文件：353.81 Kbytes 页数：17 Pages

Etron

钰创科技

4M x 32 DDR SDRAM

Overview The EM6A9320 DDR SDRAM is a high-speed CMOS double data rate synchronous DRAM containing 128 Mbits. It is internally configured as a quad 1M x 32 DRAM with a synchronous interface (all signals are registered on the positive edge of the clock signal, CK). Data outputs occur at both rising

文件：353.81 Kbytes 页数：17 Pages

Etron

钰创科技

4M x 32 DDR SDRAM

Overview\nThe EM6A9320 DDR SDRAM is a high-speed CMOS double data rate synchronous DRAM containing 128 Mbits. It is internally configured as a quad 1M x 32 DRAM with a synchronous interface (all signals are registered on the positive edge of the clock signal, CK). Data outputs occur at both rising e • Fast clock rate: 250/200/166 MHz\n• Differential Clock CK & CK# input\n• 4 Bi-directional DQS. Data transactions on both\n   edges of DQS (1DQS / Byte)\n• DLL aligns DQ and DQS transitions\n• Edge aligned data & DQS output\n• Center aligned data & DQS input\n• 4 internal banks, 1M x 32-bit for eac;

EtronTech

钰创科技