EC93C66A数据手册E-CMOS中文资料规格书

描述 Description

The EC93C56A/66A provides 2048/4096 bits of serial electrically erasable programmable read only memory (EEPROM) organized as 128/256 words of 16 bits each, when the ORG pin is connected to VCC and 256/512 words of 8 bits each when it is tied to ground. The EC93C56A/66A is available in space-saving PDIP-8, SOP-8, TSSOP-8, MSOP-8, and DFN-8 packages. The EC93C56A/66A is enabled through the Chip Select pin (CS), and accessed via a 3-wire serial interface consisting of Data Input (DI), Data Output (DO), and Shift Clock (SK). Upon receiving a Read instruction at DI, the address is decoded and the data is clocked out serially on the data output pin DO. The WRITE cycle is completely self-timed and no separate erase cycle is required before write. The Write cycle is only enabled when it is in the Erase/Write Enable state. When CS is brought “high” following the initiation of a write cycle, the DO pin outputs the Ready/Busy status.

特性 Features

• Low-voltage Operation\r
- 1.7V (VCC = 1.7V to 5.5V)\r
• Three-wire Serial Interface\r
• Sequential Read Operation\r
• 2 MHz Clock Rate (5V) Compatibility\r
• Self-timed Write Cycle (5 ms max)\r
• High-reliability\r
- Endurance: 1 Million Write Cycles\r
- Data Retention: 100 Years\r
• PDIP-8, SOP-8, TSSOP-8, MSOP-8 and DFN-8 packages.